DSPIC30F1010-30I/SO Microchip Technology, DSPIC30F1010-30I/SO Datasheet - Page 3

IC DSPIC MCU/DSP 6K 28SOIC

DSPIC30F1010-30I/SO

Manufacturer Part Number
DSPIC30F1010-30I/SO
Description
IC DSPIC MCU/DSP 6K 28SOIC
Manufacturer
Microchip Technology
Series
dsPIC™ 30Fr

Specifications of DSPIC30F1010-30I/SO

Core Processor
dsPIC
Core Size
16-Bit
Speed
30 MIPs
Connectivity
I²C, IrDA, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
21
Program Memory Size
6KB (2K x 24)
Program Memory Type
FLASH
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 6x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
28-SOIC (7.5mm Width)
Data Bus Width
16 bit
Processor Series
DSPIC30F
Core
dsPIC
3rd Party Development Tools
52713-733, 52714-737, 53276-922, EWDSPIC
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, DM240002, DM300023, DM330011
Package
28SOIC W
Device Core
dsPIC
Family Name
dsPIC30
Maximum Speed
30 MHz
Operating Supply Voltage
3.3|5 V
Number Of Programmable I/os
21
Interface Type
I2C/SPI/UART
On-chip Adc
6-chx10-bit
Number Of Timers
2
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
DM300023 - KIT DEMO DSPICDEM SMPS BUCKDV164005 - KIT ICD2 SIMPLE SUIT W/USB CABLE
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSPIC30F1010-30I/SO
Manufacturer:
Microchip Technology
Quantity:
135
Part Number:
DSPIC30F1010-30I/SO
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
DSPIC30F1010-30I/SO
Quantity:
55
High-Performance Modified RISC CPU:
• Modified Harvard architecture
• C compiler optimized instruction set architecture
• 83 base instructions with flexible addressing
• 24-bit wide instructions, 16-bit wide data path
• 12 Kbytes on-chip Flash program space
• 512 bytes on-chip data RAM
• 16 x 16-bit working register array
• Up to 30 MIPS operation:
• 32 interrupt sources
• Three external interrupt sources
• 8 user-selectable priority levels for each interrupt
• 4 processor exceptions and software traps
DSP Engine Features:
• Modulo and Bit-Reversed modes
• Two 40-bit wide accumulators with optional
• 17-bit x 17-bit single-cycle hardware fractional/
• Single-cycle Multiply-Accumulate (MAC)
• 40-stage Barrel Shifter
• Dual data fetch
© 2006 Microchip Technology Inc.
Note: This data sheet summarizes features of this group
of dsPIC30F devices and is not intended to be a complete
reference source. For more information on the CPU,
peripherals, register descriptions and general device
functionality, refer to the “dsPIC30F Family Reference
Manual” (DS70046). For more information on the device
instruction set and programming, refer to the “dsPIC30F/
33F Programmer’s Reference Manual” (DS70157).
modes
- Dual Internal RC
- 32X PLL with 480 MHz VCO
- PLL inputs ±3%
- External EC clock 6.0 to 14.55 MHz
- HS Crystal mode 6.0 to 14.55 MHz
saturation logic
integer multiplier
operation
- 9.7 and 14.55 MHz (±1%) Industrial Temp
- 6.4 and 9.7 MHz (±1%) Extended Temp
28/44-Pin dsPIC30F1010/202X Enhanced Flash
SMPS 16-Bit Digital Signal Controller
dsPIC30F1010/202X
Preliminary
Peripheral Features:
• High-current sink/source I/O pins: 25 mA/25 mA
• Three 16-bit timers/counters; optionally pair up
• One 16-bit Capture input functions
• Two 16-bit Compare/PWM output functions
• 3-wire SPI modules (supports 4 Frame modes)
• I
• UART Module:
Power Supply PWM Module Features:
• Four PWM generators with 8 outputs
• Each PWM generator has independent time base
• Duty cycle resolution of 1.1 ns at 30 MIPS
• Individual dead time for each PWM generator:
• Phase-shift resolution of 4.2 ns @ 30 MIPS
• Frequency resolution of 8.4 ns @ 30 MIPS
• PWM modes supported:
• Independent Current-Limit and Fault Inputs
• Output Override Control
• Special Event Trigger
• PWM generated ADC Trigger
16-bit timers into 32-bit timer modules
- Dual Compare mode available
and 7-bit/10-bit addressing
- Supports RS-232, RS-485 and LIN 1.2
- Supports IrDA
- Auto wake-up on Start bit
- Auto-Baud Detect
- 4-level FIFO buffer
and duty cycle
- Dead-time resolution 4.2 ns at 30 MIPS
- Dead time for rising and falling edges
- Complementary
- Push-Pull
- Multi-Phase
- Variable Phase
- Current Reset
- Current-Limit
2
C
TM
module supports Multi-Master/Slave mode
®
with on-chip hardware endec
DS70178C-page 1

Related parts for DSPIC30F1010-30I/SO