DSPIC33FJ128MC506A-I/MR Microchip Technology, DSPIC33FJ128MC506A-I/MR Datasheet - Page 226

IC DSPIC MCU/DSP 128K 64-QFN

DSPIC33FJ128MC506A-I/MR

Manufacturer Part Number
DSPIC33FJ128MC506A-I/MR
Description
IC DSPIC MCU/DSP 128K 64-QFN
Manufacturer
Microchip Technology
Series
dsPIC™ 33Fr
Datasheet

Specifications of DSPIC33FJ128MC506A-I/MR

Core Processor
dsPIC
Core Size
16-Bit
Speed
40 MIPs
Connectivity
CAN, I²C, IrDA, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, DMA, Motor Control PWM, QEI, POR, PWM, WDT
Number Of I /o
53
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b/12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-VFQFN, Exposed Pad
Product
DSCs
Processor Series
DSPIC33F
Core
dsPIC
3rd Party Development Tools
52713-733, 52714-737, 53276-922, EWDSPIC
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, DM240001, DV164033
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
dsPIC33FJXXXMCX06A/X08A/X10A
REGISTER 21-7:
DS70594B-page 226
bit 15
bit 7
Legend:
R = Readable bit
-n = Value at POR
bit 15-8
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
R/W-0
IVRIE
U-0
Unimplemented: Read as ‘0’
IVRIE: Invalid Message Received Interrupt Enable bit
WAKIE: Bus Wake-up Activity Interrupt Flag bit
ERRIE: Error Interrupt Enable bit
Unimplemented: Read as ‘0’
FIFOIE: FIFO Almost Full Interrupt Enable bit
RBOVIE: RX Buffer Overflow Interrupt Enable bit
RBIE: RX Buffer Interrupt Enable bit
TBIE: TX Buffer Interrupt Enable bit
WAKIE
R/W-0
U-0
CiINTE: ECAN INTERRUPT ENABLE REGISTER
W = Writable bit
‘1’ = Bit is set
ERRIE
R/W-0
U-0
R/W-0
U-0
Preliminary
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
FIFOIE
R/W-0
U-0
RBOVIE
R/W-0
U-0
 2009 Microchip Technology Inc.
x = Bit is unknown
R/W-0
RBIE
U-0
R/W-0
TBIE
U-0
bit 8
bit 0

Related parts for DSPIC33FJ128MC506A-I/MR