PIC32MX460F512L-80I/PT Microchip Technology, PIC32MX460F512L-80I/PT Datasheet
PIC32MX460F512L-80I/PT
Specifications of PIC32MX460F512L-80I/PT
Available stocks
Related parts for PIC32MX460F512L-80I/PT
PIC32MX460F512L-80I/PT Summary of contents
Page 1
... High-Performance, General Purpose and USB © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Data Sheet 32-bit Flash Microcontrollers DS61143G ...
Page 2
... PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 3
... USB 2.0-compliant full-speed device and On-The-Go (OTG) controller • USB has a dedicated DMA channel • 3 MHz to 25 MHz crystal oscillator • Internal 8 MHz and 32 kHz oscillators © 2010 Microchip Technology Inc. PIC32MX3XX/4XX • Separate PLLs for CPU and USB clocks 2 • Two I C™ ...
Page 4
... Yes Yes BG = XBGA 2/2 Yes Yes 2/2 Yes Yes 2/2 Yes Yes 2/2 Yes Yes 2/2 Yes Yes 2/2 Yes Yes 2/2 Yes Yes 2/2 Yes Yes 2/2 Yes Yes 2/2 Yes Yes © 2010 Microchip Technology Inc. ...
Page 5
... PT PIC32MX440F128L 80 121 BG 100 PT PIC32MX460F256L 80 121 BG 100 PT PIC32MX460F512L 80 121 BG Legend TQFP MR = QFN Note 1: This device features 12 KB Boot Flash memory. 2: See Legend for an explanation of the acronyms. See Section 30.0 “Packaging Information” for details. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX USB ...
Page 6
... Note: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to V externally. SS DS61143G-page PIC32MX320F032H 7 PIC32MX320F064H 8 PIC32MX320F128H 9 PIC32MX340F128H 10 PIC32MX340F256H 11 PIC32MX340F512H Pins are tolerant 48 SOSCO/T1CK/CN0/RC14 47 SOSCI/CN1/RC13 46 OC1/RD0 IC4/PMCS1/PMA14/INT4/RD11 45 44 IC3/PMCS2/PMA15/INT3/RD10 U1CTS/IC2/INT2/RD9 43 42 RTCC/IC1/INT1/RD8 41 Vss OSC2/CLKO/RC15 40 39 OSC1/CLKI/RC12 SCL1/RG2 36 SDA1/RG3 35 U1RTS/SCK1/INT0/RF6 U1RX/SDI1/RF2 34 U1TX/SDO1/RF3 33 32 © 2010 Microchip Technology Inc. ...
Page 7
... TQFP (General Purpose) PMD5/RE5 PMD6/RE6 PMD7/RE7 SCK2/PMA5/CN8/RG6 SDI2/PMA4/CN9/RG7 SDO2/PMA3/CN10/RG8 MCLR SS2/PMA2/CN11/RG9 AN5/C1IN+/CN7/RB5 AN4/C1IN-/CN6/RB4 AN3/C2IN+/CN5/RB3 AN2/C2IN-/SS1/CN4/RB2 PGEC1/AN1/V -/CV -/CN3/RB1 REF REF PGED1/AN0/V +/CV +/PMA6/CN2/RB0 REF REF © 2010 Microchip Technology Inc. PIC32MX3XX/4XX = Pins are tolerant PIC32MX320F032H 6 PIC32MX320F064H 7 PIC32MX320F128H 8 PIC32MX340F128H 9 PIC32MX340F256H 10 PIC32MX340F512H SOSCO/T1CK/CN0/RC14 48 ...
Page 8
... AN2/C2IN-/SS1/CN4/RB2 PGEC1/AN1/CN3/RB1 24 PGED1/AN0/CN2/RB0 25 DS61143G-page 8 = Pins are tolerant PIC32MX320F128L 64 PIC32MX340F128L 63 PIC32MX360F256L 62 PIC32MX360F512L © 2010 Microchip Technology Inc SOSCO/T1CK/CN0/RC14 SOSCI/CN1/RC13 OC1/RD0 IC4/PMCS1/PMA14/RD11 IC3/PMCS2/PMA15/RD10 IC2/RD9 RTCC/IC1/RD8 INT4/RA15 INT3/RA14 V SS OSC2/CLKO/RC15 OSC1/CLKI/RC12 V DD TDO/RA5 TDI/RA4 SDA2/RA3 SCL2/RA2 SCL1/RG2 SDA1/RG3 SCK1/INT0/RF6 SDI1/RF7 SDO1/RF8 U1RX/RF2 U1TX/RF3 ...
Page 9
... G RE8 RE9 RA0 H RB5 RB4 RB3 RB2 RB7 K RB1 RB0 RA10 L RB6 RA9 AV SS Note 1: Refer to Table 3 for full pin names. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX PIC32MX320F128L PIC32MX340F128L PIC32MX360F256L PIC32MX360F512L RE0 RG0 RF1 ENVREG V SS RE1 RA7 RF0 V / RD5 CAP ...
Page 10
... No Connect (NC) G9 TDO/RA5 G10 SDA2/RA3 G11 TDI/RA4 H1 AN5/C1IN+/CN7/RB5 H2 AN4/C1IN-/CN6/RB4 Connect (NC Connect (NC) H8 SDI1/RF7 H9 SCK1/INT0/RF6 H10 SCL1/RG2 H11 SCL2/RA2 J1 AN3/C2IN+/CN5/RB3 J2 AN2/C2IN-/SS1/CN4/RB2 J3 PGED2/AN7/RB7 AN11/PMA12/RB11 J6 TCK/RA1 J7 AN12/PMA11/RB12 J8 No Connect (NC Connect (NC) J10 SDO1/RF8 J11 SDA1/RG3 K1 PGEC1/AN1/CN3/RB1 K2 PGED1/AN0/CN2/RB0 © 2010 Microchip Technology Inc. ...
Page 11
... Number AN8/C1OUT/RB8 K5 No Connect (NC) K6 U2CTS/RF12 K7 AN14/PMALH/PMA1/RB14 U1RTS/CN21/RD15 K10 U1TX/RF3 K11 U1RX/RF2 L1 PGEC2/AN6/OCFA/RB6 L2 V -/CV -/PMA7/RA9 REF REF © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Pin Full Pin Name Number K3 V +/CV +/PMA6/RA10 REF REF AN9/C2OUT/RB9 L5 AN10/CV /PMA13/RB10 REFOUT L6 U2RTS/RF13 L7 AN13/PMA10/RB13 L8 AN15/OCFB/PMALL/PMA0/CN12/RB15 L9 CN20/U1CTS/RD14 L10 ...
Page 12
... The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to V externally. SS DS61143G-page PIC32MX420F032H 7 8 PIC32MX440F128H 9 PIC32MX440F256H 10 PIC32MX440F512H Pins are tolerant 48 SOSCO/T1CK/CN0/RC14 47 SOSCI/CN1/RC13 46 OC1/INT0/RD0 45 IC4/PMCS1/PMA14/INT4/RD11 44 SCL1/IC3/PMCS2/PMA15/INT3/RD10 43 U1CTS/SDA1/IC2/INT2/RD9 42 RTCC/IC1/INT1/RD8 41 Vss 40 OSC2/CLKO/RC15 39 OSC1/CLKI/RC12 D+/RG2 36 D-/RG3 35 V USB 34 V BUS USBID/RF3 33 32 © 2010 Microchip Technology Inc. ...
Page 13
... PMD5/RE5 PMD6/RE6 PMD7/RE7 SCK2/PMA5/CN8/RG6 SDI2/PMA4/CN9/RG7 SDO2/PMA3/CN10/RG8 MCLR SS2/PMA2/CN11/RG9 AN5/C1IN+/V /CN7/RB5 BUSON AN4/C1IN-/CN6/RB4 AN3/C2IN+/CN5/RB3 AN2/C2IN-/CN4/RB2 PGEC1/AN1/V -/CV -/CN3/RB1 REF REF PGED1/AN0/V +/CV +/PMA6/CN2/RB0 REF REF © 2010 Microchip Technology Inc. PIC32MX3XX/4XX PIC32MX420F032H 7 PIC32MX440F128H 8 PIC32MX440F256H 9 PIC32MX440F512H Pins are tolerant 48 SOSCO/T1CK/CN0/RC14 47 SOSCI/CN1/RC13 46 OC1/INT0/RD0 ...
Page 14
... TMS/RA0 17 INT1/RE8 18 INT2/RE9 19 AN5/C1IN+/V /CN7/RB5 20 BUSON AN4/C1IN-/CN6/RB4 21 AN3/C2IN+/CN5/RB3 22 AN2/C2IN-/CN4/RB2 23 PGEC1/AN1/CN3/RB1 24 PGED1/AN0/CN2/RB0 25 DS61143G-page 14 = Pins are tolerant PIC32MX440F128L 64 PIC32MX460F256L 63 PIC32MX460F512L SOSCO/T1CK/CN0/RC14 SOSCI/CN1/RC13 SDO1/OC1/INT0/RD0 IC4/PMCS1/PMA14/RD11 SCK1/IC3/PMCS2/PMA15/RD10 SS1/IC2/RD9 RTCC/IC1/RD8 SDA1/INT4/RA15 SCL1/INT3/RA14 V SS OSC2/CLKO/RC15 OSC1/CLKI/RC12 V DD TDO/RA5 TDI/RA4 SDA2/RA3 SCL2/RA2 D+/RG2 D-/RG3 V USB ...
Page 15
... RA0 H RB5 RB4 RB3 RB2 RB7 K RB1 RB0 RA10 L RB6 RA9 AV SS Note 1: Refer to Table 4 for full pin names. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX PIC32MX440F128L PIC32MX460F256L PIC32MX460F512L RE0 RG0 RF1 ENVREG V SS RE1 RA7 RF0 V / RD5 CAP V DDCORE RG14 RA6 NC ...
Page 16
... PIC32MX3XX/4XX TABLE 4: PIN NAMES: PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES Pin Full Pin Name Number A1 PMD4/RE4 A2 PMD3/RE3 A3 TRD0/RG13 A4 PMD0/RE0 A5 PMD8/RG0 A6 PMD10/RF1 A7 ENVREG IC5/PMD12/RD12 A10 OC3/RD2 A11 OC2/RD1 B1 No Connect (NC) B2 RG15 B3 PMD2/RE2 B4 PMD1/RE1 B5 TRD3/RA7 B6 PMD11/RF0 CAP DDCORE B8 PMRD/CN14/RD5 B9 OC4/RD3 B10 V SS B11 ...
Page 17
... TABLE 4: PIN NAMES: PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES (CONTINUED) Pin Full Pin Name Number AN8/C1OUT/RB8 K5 No Connect (NC) K6 U2CTS/RF12 K7 AN14/PMALH/PMA1/RB14 K8 VDD K9 U1RTS/CN21/RD15 K10 USBID/RF3 K11 U1RX/RF2 L1 PGEC2/AN6/OCFA/RB6 L2 V -/CV -/PMA7/RA9 REF REF © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Pin Full Pin Name ...
Page 18
... Comparator .............................................................................................................................................................................. 125 24.0 Comparator Voltage Reference (CV REF 25.0 Power-Saving Features ........................................................................................................................................................... 129 26.0 Special Features ...................................................................................................................................................................... 131 27.0 Instruction Set .......................................................................................................................................................................... 143 28.0 Development Support............................................................................................................................................................... 149 29.0 Electrical Characteristics .......................................................................................................................................................... 153 30.0 Packaging Information.............................................................................................................................................................. 191 Index ................................................................................................................................................................................................. 205 DS61143G-page 18 ).................................................................................................................................. 127 © 2010 Microchip Technology Inc. ...
Page 19
... When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using. Customer Notification System Register on our web site at www.microchip.com to receive the most current information on all of our products. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX DS61143G-page 19 ...
Page 20
... PIC32MX3XX/4XX NOTES: DS61143G-page 20 © 2010 Microchip Technology Inc. ...
Page 21
... Note 1: Some features are not available on all device variants. 2: BOR functionality is provided when the on-board voltage regulator is enabled. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX This document contains device-specific information for the PIC32MX3XX/4XX devices. Figure 1-1 illustrates a general block diagram of the core and peripheral modules in the PIC32MX3XX/4XX fami- lies of devices ...
Page 22
... Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. I ST/CMOS 32.768 kHz low-power oscillator crystal input; CMOS otherwise. O — 32.768 kHz low-power oscillator crystal output. Analog = Analog input O = Output Description P = Power I = Input © 2010 Microchip Technology Inc. ...
Page 23
... Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer Note 1: Pin numbers are provided for reference only. See the “Pin Diagrams” section for device pin availability. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Pin Buffer Type ...
Page 24
... ST K3 I I/O ST PORTB is a bidirectional I/O port I/O ST PORTC is a bidirectional I/O port I/O ST I/O ST I/O ST I/O ST Analog = Analog input O = Output Description P = Power I = Input © 2010 Microchip Technology Inc. ...
Page 25
... Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer Note 1: Pin numbers are provided for reference only. See the “Pin Diagrams” section for device pin availability. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Pin Buffer Type ...
Page 26
... SPI2 slave synchronization or frame pulse I/O. I/O ST Synchronous serial clock input/output for I2C1. I/O ST Synchronous serial data input/output for I2C1. I/O ST Synchronous serial clock input/output for I2C2. I/O ST Synchronous serial data input/output for I2C2. Analog = Analog input O = Output Description P = Power I = Input © 2010 Microchip Technology Inc. ...
Page 27
... Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer Note 1: Pin numbers are provided for reference only. See the “Pin Diagrams” section for device pin availability. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Pin Buffer Type ...
Page 28
... Enable for On-Chip Voltage Regulator — Trace Clock — Trace Data Bits 0- — — — K2 I/O ST Data I/O pin for programming/debugging communication channel Clock input pin for programming/debugging communication channel 1. Analog = Analog input O = Output Description P = Power I = Input © 2010 Microchip Technology Inc. ...
Page 29
... Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer Note 1: Pin numbers are provided for reference only. See the “Pin Diagrams” section for device pin availability. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Pin Buffer Type ...
Page 30
... PIC32MX3XX/4XX NOTES: DS61143G-page 30 © 2010 Microchip Technology Inc. ...
Page 31
... REF reference for ADC module is implemented Note: The AV and connected independent of ADC use and ADC voltage reference source. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX 2.2 Decoupling Capacitors The use of decoupling capacitors on every pair of power supply pins, such required. See Figure 2-1. SS ...
Page 32
... This mode device reset period during POR. ) and fast signal transitions must IL EXAMPLE OF MCLR PIN CONNECTIONS R R1 MCLR PIC32MX JP C and V specifications are met and V specifications are met. IL © 2010 Microchip Technology Inc. ...
Page 33
... JTAG connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Pull-up resistors, series diodes and capacitors on the TMS, TDO, TDI and TCK pins are not recommended as they will interfere with the programmer/debugger communications to the device ...
Page 34
... Unused I/Os Unused I/O pins should not be allowed to float as inputs. They can be configured as outputs and driven to a logic-low state. Alternately, inputs can be reserved by connecting the pin to V through 10k resistor and configuring SS the pin as an input. © 2010 Microchip Technology Inc. ...
Page 35
... Programmable exception vector base FIGURE 3-1: MCU BLOCK DIAGRAM MCU MDU Execution Core (RF/ALU/Shift) System Coprocessor © 2010 Microchip Technology Inc. PIC32MX3XX/4XX - Atomic interrupt enable/disable - GPR shadow registers to minimize latency for interrupt handlers family of - Bit field manipulation instructions ® • MIPS16e ...
Page 36
... Table 3-1 lists the repeat rate (peak issue rate of cycles until the operation can be reissued) and latency (num- ber of cycles until a result is available) for the PIC32MX where data core multiply and divide instructions. The approximate latency and repeat rates are listed in terms of pipeline clocks. © 2010 Microchip Technology Inc. ...
Page 37
... Config Configuration register 16 Config1 Configuration register 1 16 Config2 Configuration register 2 16 Config3 Configuration register 3 © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Operand Size (mul rt) (div rs) 16 bits 32 bits 16 bits 32 bits 8 bits 16 bits 24 bits 32 bits the product to the current contents of the HI and LO registers. Similarly, the MSUB instruction multiplies two operands and then subtracts the product from the HI and LO registers ...
Page 38
... EJTAG Data Address Break (address only) or EJTAG Data Value Break on Store (address + value) AdEL Load address alignment error Load reference to protected address AdES Store address alignment error Store to protected address DBE Load or store bus error DDBL EJTAG data hardware breakpoint matched in load data compare DS61143G-page 38 Description © 2010 Microchip Technology Inc. ...
Page 39
... The majority of the power consumed by the PIC32MX3XX/4XX Family core is in the clock tree and clocking registers. The PIC32MX family uses extensive use of local gated-clocks to reduce this dynamic power consumption. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX 3.4 EJTAG Debug Support The PIC32MX3XX/4XX Family core provides for an Enhanced JTAG (EJTAG) interface for use in the software debug of application and kernel code ...
Page 40
... PIC32MX3XX/4XX NOTES: DS61143G-page 40 © 2010 Microchip Technology Inc. ...
Page 41
... The program and data memories can be optionally partitioned into user and kernel memories. In addition, the data memory can be made executable, allowing PIC32MX3XX/4XX to execute from data memory. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX 4.1 Key Features • 32-bit native data width • ...
Page 42
... DS61143G-page 42 Physical Memory Map Reserved (2) (2) Device Configuration Registers Boot Flash Reserved SFRs (2) Reserved Program Flash (2) Reserved RAM 0xFFFFFFFF 0x1FC03000 0x1FC02FFF 0x1FC02FF0 0x1FC02FEF 0x1FC00000 0x1F900000 0x1F8FFFFF 0x1F800000 0x1D008000 0x1D007FFF (2) 0x1D000000 0x00002000 0x00001FFF (2) 0x00000000 © 2010 Microchip Technology Inc. ...
Page 43
... Note 1: Memory areas are not shown to scale. 2: The size of this memory region is programmable (see Section 3. “Memory Organization” (DS61115)) and can be changed by initialization code provided by end-user development tools (refer to the specific development tool documentation for information). © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Physical Memory Map ...
Page 44
... DS61143G-page 44 Physical Memory Map Reserved (2) (2) Device Configuration Registers Boot Flash Reserved SFRs (2) Reserved Program Flash (2) Reserved RAM 0xFFFFFFFF 0x1FC03000 0x1FC02FFF 0x1FC02FF0 0x1FC02FEF 0x1FC00000 0x1F900000 0x1F8FFFFF 0x1F800000 0x1D020000 0x1D01FFFF (2) 0x1D000000 0x00004000 0x00003FFF (2) 0x00000000 © 2010 Microchip Technology Inc. ...
Page 45
... Note 1: Memory areas are not shown to scale. 2: The size of this memory region is programmable (see Section 3. “Memory Organization” (DS61115)) and can be changed by initialization code provided by end-user development tools (refer to the specific development tool documentation for information). © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Physical Memory Map ...
Page 46
... DS61143G-page 46 Physical Memory Map Reserved (2) (2) Device Configuration Registers Boot Flash Reserved SFRs (2) Reserved Program Flash (2) Reserved RAM (1) 0xFFFFFFFF 0x1FC03000 0x1FC02FFF 0x1FC02FF0 0x1FC02FEF 0x1FC00000 0x1F900000 0x1F8FFFFF 0x1F800000 0x1D040000 0x1D03FFFF (2) 0x1D000000 0x00008000 0x00007FFF (2) 0x00000000 © 2010 Microchip Technology Inc. ...
Page 47
... FIGURE 4-6: MEMORY MAP ON RESET FOR PIC32MX340F512H, PIC32MX360F512L, PIC32MX440F512H AND PIC32MX460F512L DEVICES Virtual Memory Map 0xFFFFFFFF Reserved 0xBFC03000 0xBFC02FFF Device Configuration Registers 0xBFC02FF0 0xBFC02FEF Boot Flash 0xBFC00000 Reserved 0xBF900000 0xBF8FFFFF SFRs 0xBF800000 Reserved 0xBD080000 0xBD07FFFF Program Flash 0xBD000000 Reserved 0xA0008000 0xA0007FFF ...
Page 48
TABLE 4-1: BUS MATRIX REGISTERS MAP 31/15 30/14 29/13 28/12 31:16 — — — — BMX 2000 (1) CON 15:0 — — — — 31:16 — — — — BMX 2010 (1) DKPBA 15:0 31:16 — — — — BMX ...
Page 49
... TABLE 4-2: INTERRUPT REGISTERS MAP FOR PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES ONLY 31/15 30/14 29/13 28/12 31:16 — — — — 1000 INTCON 15:0 — FRZ — MVEC 31:16 — — — — 1010 INTSTAT 15:0 — — — — 31:16 ...
Page 50
TABLE 4-3: INTERRUPT REGISTERS MAP FOR PIC32MX340F128H, PIC32MX340F256H, PIC32MX340F512H, PIC32MX340F128L, PIC32MX340F256L AND PIC32MX340F512L DEVICES ONLY 31/15 30/14 29/13 28/12 31:16 — — — — 1000 INTCON 15:0 — FRZ — MVEC 31:16 — — — — 1010 INTSTAT 15:0 — ...
Page 51
TABLE 4-4: INTERRUPT REGISTERS MAP FOR PIC32MX320F032H, PIC32MXF064H, PIC32MX320F128H AND PIC32MX320F128L (1) DEVICES ONLY 31/15 30/14 29/13 28/12 31:16 — — — — 1000 INTCON 15:0 — FRZ — MVEC 31:16 — — — — 1010 INTSTAT 15:0 — — ...
Page 52
TABLE 4-5: INTERRUPT REGISTERS MAP FOR PIC32MX440F128H, PIC32MX440F256H AND PIC32MX440F512H DEVICES ONLY 31/15 30/14 29/13 28/12 31:16 — — — — 1000 INTCON 15:0 — FRZ — MVEC 31:16 — — — — 1010 INTSTAT 15:0 — — — — ...
Page 53
TABLE 4-6: INTERRUPT REGISTERS MAP FOR THE PIC32MX420F032H DEVICE ONLY 31/15 30/14 29/13 28/12 31:16 — — — — 1000 INTCON 15:0 — FRZ — MVEC 31:16 — — — — 1010 INTSTAT 15:0 — — — — 31:16 1020 ...
Page 54
TABLE 4-7: TIMER1-5 REGISTERS MAP 31/15 30/14 29/13 28/12 31:16 — — — — 0600 T1CON 15:0 ON FRZ SIDL TWDIS 31:16 — — — — 0610 TMR1 15:0 31:16 — — — — 0620 PR1 15:0 31:16 — — ...
Page 55
TABLE 4-8: INPUT CAPTURE1-5 REGISTERS MAP 31/15 30/14 29/13 28/12 31:16 — — — (1) 2000 IC1CON 15:0 ON FRZ SIDL 31:16 2010 IC1BUF 15:0 31:16 — — — (1) 2200 IC2CON 15:0 ON FRZ SIDL 31:16 2210 IC2BUF 15:0 ...
Page 56
TABLE 4-9: OUTPUT COMPARE1-5 REGISTERS MAP 31/15 30/14 29/13 28/12 31:16 — — — — 3000 OC1CON 15:0 ON FRZ SIDL — 31:16 3010 OC1R 15:0 31:16 3020 OC1RS 15:0 31:16 — — — — 3200 OC2CON 15:0 ON FRZ ...
Page 57
TABLE 4-10: I2C1-2 REGISTERS MAP 31/15 30/14 29/13 28/12 31:16 — — — 5000 I2C1CON 15:0 ON FRZ SIDL SCLREL 31:16 — — — 5010 I2C1STAT 15:0 ACKSTAT TRSTAT — — — — 31:16 5020 I2C1ADD 15:0 — — ...
Page 58
TABLE 4-11: UART1-2 REGISTERS MAP 31/15 30/14 29/13 28/12 31:16 — — — (1) 6000 U1MODE 15:0 ON FRZ SIDL IREN 31:16 — — — (1) 6010 U1STA 15:0 UTXISEL<1:0> UTXINV URXEN 31:16 — — — 6020 U1TXREG 15:0 — ...
Page 59
TABLE 4-12: SPI1-2 REGISTERS MAP 31/15 30/14 29/13 28/12 31:16 FRMEN FRMSYNC FRMPOL 5800 SPI1CON 15:0 ON FRZ SIDL DISSDO 31:16 — — — 5810 SPI1STAT 15:0 — — — 31:16 5820 SPI1BUF 15:0 31:16 — — — 5830 ...
Page 60
TABLE 4-13: ADC REGISTERS MAP 31/15 30/14 29/13 28/12 31:16 — — — (1) 9000 AD1CON1 15:0 ON FRZ SIDL 31:16 — — — (1) 9010 AD1CON2 15:0 VCFG2 VCFG1 VCFG0 OFFCAL 31:16 — — — (1) 9020 AD1CON3 15:0 ...
Page 61
TABLE 4-13: ADC REGISTERS MAP (CONTINUED) 31/15 30/14 29/13 28/12 31:16 9110 ADC1BUFA 15:0 31:16 9120 ADC1BUFB 15:0 31:16 9130 ADC1BUFC 15:0 31:16 9140 ADC1BUFD 15:0 31:16 9150 ADC1BUFE 15:0 31:16 9160 ADC1BUFF 15:0 Legend unknown value on ...
Page 62
TABLE 4-14: DMA GLOBAL REGISTERS MAP FOR PIC32MX340FXXXX/360FXXXX/440FXXXX/460XXXX DEVICES ONLY 31/15 30/14 29/13 28/12 31:16 — — — (1) 3000 DMACON 15:0 ON FRZ SIDL SUSPEND 31:16 — — — 3010 DMASTAT 15:0 — — — 31:16 3020 DMAADDR 15:0 ...
Page 63
TABLE 4-16: DMA CHANNELS 0-3 REGISTERS MAP FOR PIC32MX340FXXXX/360FXXXX/440FXXXX/460XXXX (1) DEVICES ONLY 31/15 30/14 29/13 28/12 31:16 — — — 3060 DCH0CON 15:0 — — — 31:16 — — — 3070 DCH0ECON 15:0 31:16 — — — 3080 DCH0INT 15:0 ...
Page 64
TABLE 4-16: DMA CHANNELS 0-3 REGISTERS MAP FOR PIC32MX340FXXXX/360FXXXX/440FXXXX/460XXXX (1) DEVICES ONLY (CONTINUED) 31/15 30/14 29/13 28/12 31:16 3160 DCH1DSA 15:0 31:16 — — — 3170 DCH1SSIZ 15:0 — — — 31:16 — — — 3180 DCH1DSIZ 15:0 — — ...
Page 65
TABLE 4-16: DMA CHANNELS 0-3 REGISTERS MAP FOR PIC32MX340FXXXX/360FXXXX/440FXXXX/460XXXX (1) DEVICES ONLY (CONTINUED) 31/15 30/14 29/13 28/12 31:16 — — — 3260 DCH2DPTR 15:0 — — — 31:16 — — — 3270 DCH2CSIZ 15:0 — — — 31:16 — — ...
Page 66
TABLE 4-17: COMPARATOR REGISTERS MAP 31/15 30/14 29/13 28/12 31:16 — — — A000 CM1CON 15:0 ON COE CPOL 31:16 — — — A010 CM2CON 15:0 ON COE CPOL 31:16 — — — A060 CMSTAT 15:0 — FRZ SIDL Legend: ...
Page 67
TABLE 4-19: FLASH CONTROLLER REGISTERS MAP 31/15 30/14 29/13 28/12 31:16 — — — (1) F400 NVMCON 15:0 WR WREN WRERR LVDERR 31:16 F410 NVMKEY 15:0 31:16 (1) F420 NVMADDR 15:0 31:16 F430 NVMDATA 15:0 31:16 NVMSRC F440 ADDR 15:0 ...
Page 68
TABLE 4-20: SYSTEM CONTROL REGISTERS MAP 31/15 30/14 29/13 28/12 31:16 — — PLLODIV<2:0> F000 OSCCON 15:0 — COSC<2:0> 31:16 — — — — F010 OSCTUN 15:0 — — — — 31:16 — — — — 0000 WDTCON 15:0 ON ...
Page 69
... TABLE 4-21: PORT A REGISTERS MAP FOR PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F256L, PIC32MX360F512L, PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES ONLY 31/15 30/14 29/13 28/12 31:16 — — — — 6000 TRISA 15:0 TRISA15 TRISA14 — — 31:16 — — — — 6010 PORTA 15:0 RA15 RA14 — ...
Page 70
... TABLE 4-23: PORT C REGISTERS MAP FOR PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F256L, PIC32MX360F512L, PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES ONLY 31/15 30/14 29/13 28/12 31:16 — — — — 6080 TRISC 15:0 TRISC15 TRISC14 TRISC13 TRISC12 31:16 — — — — 6090 PORTC 15:0 RC15 ...
Page 71
... TABLE 4-25: PORT D REGISTERS MAP FOR PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F256L, PIC32MX360F512L, PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES ONLY 31/15 30/14 29/13 28/12 31:16 — — — — 60C0 TRISD 15:0 TRISD15 TRISD14 TRISD13 TRISD12 31:16 — — — — 60D0 PORTD 15:0 RD15 ...
Page 72
... TABLE 4-27: PORT E REGISTERS MAP FOR PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F256L, PIC32MX360F512L, PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES ONLY 31/15 30/14 29/13 28/12 31:16 — — — — 6100 TRISE 15:0 — — — — 31:16 — — — — 6110 PORTE 15:0 — ...
Page 73
... All registers in this table have corresponding CLR, SET and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 “CLR, SET and INV Registers” for more information. TABLE 4-30: PORT F REGISTERS MAP FOR PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES ONLY 31/15 30/14 ...
Page 74
TABLE 4-31: PORT F REGISTERS MAP FOR PIC32MX320F032H, PIC32MX320F064H, PIC32MX320F128H, PIC32MX340F128H, PIC32MX340F256H AND PIC32MX340F512H DEVICES ONLY 31/15 30/14 29/13 28/12 31:16 — — — — 6140 TRISF 15:0 — — — — 31:16 — — — — 6150 PORTF 15:0 ...
Page 75
... TABLE 4-33: PORT G REGISTERS MAP FOR PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F256L, PIC32MX360F512L, PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES ONLY 31/15 30/14 29/13 28/12 31:16 — — — 6180 TRISG 15:0 TRISG15 TRISG14 TRISG13 TRISG12 31:16 — — — 6190 PORTG 15:0 RG15 RG14 RG13 ...
Page 76
... TABLE 4-35: CHANGE NOTICE AND PULL-UP REGISTERS MAP FOR PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F256L, PIC32MX360F512L, PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES ONLY 31/15 30/14 29/13 28/12 31:16 — — — — 61C0 CNCON 15:0 ON FRZ SIDL — 31:16 — — — — 61D0 CNEN ...
Page 77
TABLE 4-37: PARALLEL MASTER PORT REGISTERS MAP 31/15 30/14 29/13 28/12 31:16 — — — — 7000 PMCON 15:0 ON FRZ SIDL ADRMUX<1:0> 31:16 — — — — 7010 PMMODE 15:0 BUSY IRQM<1:0> 31:16 — — — — 7020 PMADDR ...
Page 78
TABLE 4-39: PREFETCH REGISTERS MAP 31/15 30/14 29/13 31:16 — — — (1) 4000 CHECON — — — 15:0 31:16 CHEWEN — — (1) 4010 CHEACC 15:0 — — — 31:16 LTAGBOOT — — (1) 4020 CHETAG 15:0 31:16 — ...
Page 79
TABLE 4-40: RTCC REGISTERS MAP 31/15 30/14 29/13 28/12 31:16 — — — 0200 RTCCON 15:0 ON FRZ SIDL 31:16 — — — 0210 RTCALRM 15:0 ALRMEN CHIME PIV ALRMSYNC 31:16 HR10<3:0> 0220 RTCTIME 15:0 SEC10<3:0> 31:16 YEAR10<3:0> 0230 ...
Page 80
TABLE 4-42: DEVICE AND REVISION ID SUMMARY 31/15 30/14 29/13 28/12 31:16 VER<3:0> F220 DEVID 15:0 Legend unknown value on Reset, — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. Bits 27/11 26/10 25/9 24/8 ...
Page 81
TABLE 4-43: USB REGISTERS MAP 31/15 30/14 29/13 28/12 31:16 — — — — 5040 U1OTGIR 15:0 — — — — 31:16 — — — — 5050 U1OTGIE 15:0 — — — — 31:16 — — — — U1OTG 5060 ...
Page 82
TABLE 4-43: USB REGISTERS MAP (CONTINUED) 31/15 30/14 29/13 28/12 31:16 — — — — 52A0 U1TOK 15:0 — — — — 31:16 — — — — 52B0 U1SOF 15:0 — — — — 31:16 — — — — 52C0 ...
Page 83
TABLE 4-43: USB REGISTERS MAP (CONTINUED) 31/15 30/14 29/13 28/12 31:16 — — — — 53C0 U1EP12 15:0 — — — — 31:16 — — — — 53D0 U1EP13 15:0 — — — — 31:16 — — — — 53E0 ...
Page 84
... PIC32MX3XX/4XX NOTES: DS61143G-page 84 © 2010 Microchip Technology Inc. ...
Page 85
... Refer to Section 4.0 “Memory Organization” in this data sheet for device-specific register and bit information. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX PIC32MX3XX/4XX devices contain program Flash memory for executing user code. There ...
Page 86
... PIC32MX3XX/4XX NOTES: DS61143G-page 86 © 2010 Microchip Technology Inc. ...
Page 87
... Detect Brown-out Configuration Mismatch Reset Software Reset © 2010 Microchip Technology Inc. PIC32MX3XX/4XX The Reset module combines all Reset sources and controls the device Master Reset signal, SYSRST. The following is a list of device Reset sources: • POR: Power-on Reset • MCLR: Master Clear Reset Pin • ...
Page 88
... PIC32MX3XX/4XX NOTES: DS61143G-page 88 © 2010 Microchip Technology Inc. ...
Page 89
... The CPU register names are signified by upper and lowercase letters. For example, INTSTAT is an Interrupts register; whereas, IntCtl is a CPU register. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX PIC32MX3XX/4XX devices generate interrupt requests in response to interrupt events from peripheral mod- ules ...
Page 90
... IPC4<28:26> IPC4<25:24> IPC5<4:2> IPC5<1:0> IPC5<12:10> IPC5<9:8> IPC5<20:18> IPC5<17:16> IPC5<28:26> IPC5<25:24> IPC5<28:26> IPC5<25:24> IPC5<28:26> IPC5<25:24> IPC6<4:2> IPC6<1:0> IPC6<4:2> IPC6<1:0> IPC6<4:2> IPC6<1:0> IPC6<12:10> IPC6<9:8> IPC6<12:10> IPC6<9:8> IPC6<12:10> IPC6<9:8> IPC6<20:18> IPC6<17:16> IPC6<28:26> IPC6<25:24> IPC7<4:2> IPC7<1:0> IPC7<12:10> IPC7<9:8> IPC7<20:18> IPC7<17:16> © 2010 Microchip Technology Inc. ...
Page 91
... FCE – Flash Control Event USB Note 1: Not all interrupt sources are available on all devices. See TABLE 1: “PIC32MX General Purpose – Features” and TABLE 2: “PIC32MX USB – Features” for available peripherals. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Vector IRQ Interrupt Bit Location ...
Page 92
... PIC32MX3XX/4XX NOTES: DS61143G-page 92 © 2010 Microchip Technology Inc. ...
Page 93
... Configuration” (DS61112) for help determining the best oscillator components. 4. PBCLK out is available on the OSC2 pin in certain clock modes. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX The PIC32MX oscillator system has the following modules and features: • A total of four external and internal oscillator options as clock sources • ...
Page 94
... PIC32MX3XX/4XX NOTES: DS61143G-page 94 © 2010 Microchip Technology Inc. ...
Page 95
... Cache Control Prefetch Control Hit LRU Miss LRU Hit Logic Prefetch CTRL © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Prefetch cache increases performance for applications executing out of the cacheable program Flash memory regions by implementing instruction caching, constant data caching and instruction prefetching. 9.1 Features • ...
Page 96
... PIC32MX3XX/4XX NOTES: DS61143G-page 96 © 2010 Microchip Technology Inc. ...
Page 97
... INT Controller System IRQ Address Peripheral Bus Decoder Global Control (DMACON) © 2010 Microchip Technology Inc. PIC32MX3XX/4XX • Automatic Word-Size Detection: - Transfer Granularity, down to byte level - Bytes need not be word-aligned at source and destination • Fixed Priority Channel Arbitration • Flexible DMA Channel Operating Modes: ...
Page 98
... PIC32MX3XX/4XX NOTES: DS61143G-page 98 © 2010 Microchip Technology Inc. ...
Page 99
... The register interface allows the CPU to communicate with the module. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX The PIC32MX USB module includes the following features: • USB Full-Speed Support for Host and Device • Low-Speed Host Support • USB OTG Support • ...
Page 100
... To Clock Generator for Core and Peripherals USB Suspend Sleep or Idle USB Module USB Voltage Comparators SIE Transceiver FRC Oscillator 8 MHz Typical (4) TUN<5:0> Div 2 (3) UFRCEN (6) FUPLLEN (7) 48 MHz USB Clock Registers and Control Interface DMA System RAM © 2010 Microchip Technology Inc. ...
Page 101
... This block diagram is a general representation of a shared port/peripheral structure for illustration purposes only. The actual structure for any specific port/peripheral combination may be different than it is shown here. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX General purpose I/O pins are the simplest of peripher- als ...
Page 102
... Each CNx pin also has a weak pull-up, which acts as a current source connected to the pin. The pull-ups are enabled by setting corresponding bit in CNPUE register. specification. Refer (e.g., 5V) on any desired 5V DD © 2010 Microchip Technology Inc. ...
Page 103
... SOSCEN SOSCI Note 1: The default state of the SOSCEN (OSCCON<1>) during a device Reset is controlled by the FSOSCEN bit in Configuration Word DEVCFG1. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX This family of PIC32MX devices features one synchronous/asynchronous 16-bit timer that can oper- ate as a free-running interval timer for various timing applications and counting external events ...
Page 104
... PIC32MX3XX/4XX NOTES: DS61143G-page 104 © 2010 Microchip Technology Inc. ...
Page 105
... TxCK Note 1: ADC event trigger is available on Timer3 only. 2: TxCK pins not available on 64-pin devices. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Two 32-bit synchronous timers are available by combining Timer2 with Timer3 and Timer4 with Timer5. The 32-bit timers can operate in three modes: • ...
Page 106
... Timer2 or Timer4; the use of ‘y’ in registers TyCON, TMRy, PRy and TyIF refers to either Timer3 or Timer5. 2: TxCK pins are not available on 64-pin devices. 3: ADC event trigger is available only on Timer2/3 pair. DS61143G-page 106 TMRx Sync LSHalfWord PRx Gate Sync 1 0 PBCLK 0 0 TGATE (TxCON<7>) TCS (TxCON<1>) ON (TxCON<15>) Prescaler 16, 32, 64, 256 3 TCKPS (TxCON<6:4>) © 2010 Microchip Technology Inc. ...
Page 107
... INPUT CAPTURE BLOCK DIAGRAM ICx Input Prescaler Edge Detect ICM<2:0> ICM<2:0> FEDGE ICxCON © 2010 Microchip Technology Inc. PIC32MX3XX/4XX 2. Capture timer value on every edge (rising and falling) 3. Capture timer value on every edge (rising and falling), specified edge first. 4. Prescaler Capture Event modes ...
Page 108
... PIC32MX3XX/4XX NOTES: DS61143G-page 108 © 2010 Microchip Technology Inc. ...
Page 109
... The OCFA pin controls the OC1-OC4 channels. The OCFB pin controls the OC5 channel. 3: Each output compare channel can use one of two selectable 16-bit time bases or a single 32-bit timer base. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX The Output Compare module (OCMP) is used to gen- erate a single pulse or a train of pulses in response to selected time base events ...
Page 110
... PIC32MX3XX/4XX NOTES: DS61143G-page 110 © 2010 Microchip Technology Inc. ...
Page 111
... Frame Sync Control SSx/F SYNC SCKx Note: Access SPIxTXB and SPIxRXB registers via SPIxBUF register. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX The SPI module is a synchronous serial interface use- ful for communicating with external peripherals and other microcontroller devices may be Serial EEPROMs, shift registers, dis- play drivers, A/D converters, etc ...
Page 112
... PIC32MX3XX/4XX NOTES: DS61143G-page 112 © 2010 Microchip Technology Inc. ...
Page 113
... The I C module provides complete hardware support for both Slave and Multi-Master modes of the I communication standard. Figure 18-1 illustrates the I module block diagram. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX The PIC32MX3XX/4XX devices have up to two I interface modules, denoted as I2C1 and I2C2. Each 2 ...
Page 114
... Start and Stop Bit Generation Collision Detect Acknowledge Generation Clock Stretching I2CxTRN LSB Reload Control PBCLK Internal Data Bus Read Write I2CxMSK Read Write Read Write I2CxSTAT Read Write I2CxCON Read Write Read Write I2CxBRG Read © 2010 Microchip Technology Inc. ...
Page 115
... Baud Rate Generator IrDA Hardware Flow Control UARTx Receiver UARTx Transmitter © 2010 Microchip Technology Inc. PIC32MX3XX/4XX The primary features of the UART module are: • Full-duplex, 8-bit or 9-bit data transmission • Even, odd or no parity options (for 8-bit data) • One or two Stop bits • ...
Page 116
... Character 1 to Transmit Shift Register TRMT bit DS61143G-page 116 bit 0 bit 1 bit 7/8 Character 1 UxTXIF Cleared by User bit 0 bit 1 bit 7/8 Character 1 Stop bit Start bit bit 0 Stop bit Character 2 Character 2 to Transmit Shift Register © 2010 Microchip Technology Inc. ...
Page 117
... RIDLE bit Note: This diagram shows 6 characters received without the user reading the input buffer. The 5th character received is held in the Receive Shift register. An overrun error occurs at the start of the 6th character. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Start bit 7 Stop ...
Page 118
... PIC32MX3XX/4XX NOTES: DS61143G-page 118 © 2010 Microchip Technology Inc. ...
Page 119
... PMP MODULE PINOUT AND CONNECTIONS TO EXTERNAL DEVICES PIC32MX3XX/4XX Parallel Master Port Note 1: On 64-pin devices, data pins PMD<15:8> are not available in 16-bit Master modes. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Key features of the PMP module include: • 8-bit,16-bit interface • programmable address lines • ...
Page 120
... PIC32MX3XX/4XX NOTES: DS61143G-page 120 © 2010 Microchip Technology Inc. ...
Page 121
... RTCC Timer Alarm Event Comparator Compare Registers with Masks Repeat Counter © 2010 Microchip Technology Inc. PIC32MX3XX/4XX The following are some of the key features of this module: • Time: Hours, Minutes and Seconds • 24-Hour Format (Military Time) • Visibility of One-Half-Second Period • ...
Page 122
... PIC32MX3XX/4XX NOTES: DS61143G-page 122 © 2010 Microchip Technology Inc. ...
Page 123
... inputs can be multiplexed with other analog inputs. REF REF © 2010 Microchip Technology Inc. PIC32MX3XX/4XX • Automatic Channel Scan mode • Selectable conversion trigger source • 16-word conversion result buffer • Selectable Buffer Fill modes • Eight conversion result format options • ...
Page 124
... PIC32MX3XX/4XX FIGURE 22-2: ADC CONVERSION CLOCK PERIOD BLOCK DIAGRAM ADC Internal (1) RC Clock T PB Note 1: See the ADC electrical characteristics for the exact RC clock value. DS61143G-page 122 ADCS<7:0> 8 ADC Conversion Clock Multiplier 2,4,..., 512 © 2010 Microchip Technology Inc. ADRC ...
Page 125
... On USB variants, when USB is enabled, this pin is controlled by the USB module and therefore is not available as a comparator input. 2: Internally connected. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX The PIC32MX3XX/4XX Analog Comparator module contains one or more comparator(s) that can be configured in a variety of ways. ...
Page 126
... PIC32MX3XX/4XX NOTES: DS61143G-page 126 © 2010 Microchip Technology Inc. ...
Page 127
... Steps CVRR CVRSS = REF AV SS CVRSS = 0 © 2010 Microchip Technology Inc. PIC32MX3XX/4XX The 16-tap, resistor ladder network that pro- REF vides a selectable reference voltage. Although its pri- ) mary purpose is to provide a reference for the analog comparators, it also may be used independently of them. ...
Page 128
... PIC32MX3XX/4XX NOTES: DS61143G-page 128 © 2010 Microchip Technology Inc. ...
Page 129
... Idle Mode: the system clock is derived from OSC the S . Peripherals continue to operate, but OSC can optionally be individually disabled. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX • LPRC Idle Mode: the system clock is derived from the LPRC. Peripherals continue to operate, but can option- ally be individually disabled. This is the lowest power mode for the device with a clock running. • ...
Page 130
... PBCLK divider, peripheral clock require- ments such as baud rate accuracy should be taken into account. For example, the UART peripheral may not be able to achieve all baud rate values at some PBCLK divider depending on the SYSCLK value. to OSC , the OSC oscillator © 2010 Microchip Technology Inc. ...
Page 131
... Prevents boot Flash memory from being modified during code execution Boot Flash is writable 0 = Boot Flash is not writable bit 23-20 Reserved: Write ‘1’ © 2010 Microchip Technology Inc. PIC32MX3XX/4XX PIC32MX3XX/4XX devices include several features intended to maximize application flexibility and reliabil- ity and minimize cost through elimination of external components. These are: • ...
Page 132
... PGEC1/PGED1 pair is used bit 2 Reserved: Write ‘1’ bit 1-0 DEBUG<1:0>: Background Debugger Enable bits (forced to ‘11’ if code-protect is enabled Debugger disabled 10 = Debugger enabled 01 = Reserved (same as ‘11’ setting Reserved (same as ‘11’ setting) DS61143G-page 132 © 2010 Microchip Technology Inc. ...
Page 133
... All other combinations not shown result in operation = ‘10100’ © 2010 Microchip Technology Inc. PIC32MX3XX/4XX r-1 r-1 — — R/P R/P WDTPS<4:0> R/P r-1 FPBDIV< ...
Page 134
... Primary Oscillator with PLL module (XT+PLL, HS+PLL, EC+PLL) 010 = Primary Oscillator (XT, HS, EC) 001 = Fast RC Oscillator with divide-by-N with PLL module (FRCDIV+PLL) 000 = Fast RC Oscillator (FRC) Note 1: Do not disable P DS61143G-page 134 ) OSC (1) (POSCMOD = 00) when using this oscillator source. OSC © 2010 Microchip Technology Inc. ...
Page 135
... Reserved: Write ‘1’ © 2010 Microchip Technology Inc. PIC32MX3XX/4XX r-1 r-1 r-1 — — — r-1 r-1 R/P — ...
Page 136
... R/P R/P R/P USERID<15:8> R/P R/P R/P USERID<7:0> Programmable bit © 2010 Microchip Technology Inc. r-1 r-1 — — bit 24 r-1 r-1 — — bit 16 R/P R/P bit 8 R/P R/P bit Reserved bit ...
Page 137
... U = Unimplemented bit -n = Bit Value at POR: (‘0’, ‘1’ Unknown) bit 31-28 VER<3:0>: Revision Identifier bits bit 27-0 DEVID<27:0>: Device ID Note 1: See the “PIC32MX Flash Programming Specification” (DS61145) for a list of Revision and Device ID values. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX (1) DEVID<23:16> ...
Page 138
... WDT Enable LPRC Oscillator WDTCLR = 1 WDT Enable Wake WDT Enable Reset Event DS61143G-page 138 1:64 Output 1 Clock 25-bit Counter 25 WDT Counter Reset Decoder FWDTPS<4:0>(DEVCFG1<20:16>) LPRC Control PWRT Enable PWRT Device Reset 0 NMI (Wake-up) 1 Power Save © 2010 Microchip Technology Inc. ...
Page 139
... Note 1: These are typical operating voltages. Refer to Section 31.1 “DC Characteristics” for the full operating ranges of V and V . DDCORE © 2010 Microchip Technology Inc. PIC32MX3XX/4XX 26.3.1 ON-CHIP REGULATOR AND POR When the voltage regulator is enabled, it takes fixed delay for it to generate output. During this time, desig- nated code execution is disabled ...
Page 140
... FIGURE 26-3: BLOCK DIAGRAM OF PROGRAMMING, DEBUGGING AND TRACE PORTS PGEC1 PGED1 PGEC2 PGED2 TDI TDO TCK TMS TRCLK TRD0 TRD1 TRD2 TRD3 DS61143G-page 140 ICSP™ Controller ICESEL JTAG Controller JTAGEN DEBUG<1:0> Instruction Trace Controller DEBUG<1:0> Core © 2010 Microchip Technology Inc. ...
Page 141
... JTAGEN: JTAG Port Enable bit 1 = Enable JTAG Port 0 = Disable JTAG Port bit 2 TROEN: Trace Output Enable bit 1 = Enable Trace Port 0 = Disable Trace Port bit 1-0 Reserved: Write ‘1’; ignore read © 2010 Microchip Technology Inc. PIC32MX3XX/4XX r-x r-x r-x — — — r-x ...
Page 142
... PIC32MX3XX/4XX NOTES: DS61143G-page 142 © 2010 Microchip Technology Inc. ...
Page 143
... Branch on Greater Than Zero Likely BGTZL Branch on Less Than or Equal to Zero BLEZ Note 1: This instruction is deprecated and should not be used. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Table 27-1 provides a summary of the instructions that are implemented by the PIC32MX3XX/4XX family core. Note: Refer to “MIPS32 grammers Volume II: The MIPS32 Instruction Set” ...
Page 144
... LO = (int)Rs / (int) (int)Rs % (int) (uns)Rs / (uns) (uns)Rs % (uns)Rt Stop instruction execution until execution hazards are cleared Rt = Status; Status if Status PC = ErrorEPC else PC = EPC Status Status ExtractField(Rs, pos, size InsertField(Rs, Rt, pos, size PC[31:28] || offset<<2 Function = ERL = 0 EXL = 0 ERL © 2010 Microchip Technology Inc. ...
Page 145
... NOR Logical OR OR Logical OR Immediate ORI Read Hardware Register (if enabled by HWRE RDHWR Register) Note 1: This instruction is deprecated and should not be used. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Description GPR[31 PC[31:28] || offset<< Like JALR, but also clears execution and instruction hazards Like JR, but also clears execution and ...
Page 146
... Rd = (uns)Rt >> Rs[4:0] NOP Rt = (int)Rs - (int) (uns)Rs - (uns)Rd Mem[Rs+offset Mem[Rs+offset Mem[Rs+offset Orders the cached coherent and uncached loads and stores for access to the shared memory SystemCallException TrapException (int)Immed TrapException Function , Rd] PSS || Rt sa-1..0 31.. Rs-1..0 31.. bit mem[Rs+offset> bit © 2010 Microchip Technology Inc. ...
Page 147
... Write to GPR in Previous Shadow Set WRPGPR Word Swap Bytes Within Halfwords WSBH Exclusive OR XOR Exclusive OR Immediate XORI Note 1: This instruction is deprecated and should not be used. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Description if (int)Rs >= (int)Rt TrapException if (int)Rs >= (int)Immed TrapException if (uns)Rs >= (uns)Immed TrapException if (uns)Rs >= (uns)Rt TrapException if (int)Rs < ...
Page 148
... PIC32MX3XX/4XX NOTES: DS61143G-page 148 © 2010 Microchip Technology Inc. ...
Page 149
... MPLAB ICD 3 - PICkit™ 3 Debug Express • Device Programmers - PICkit™ 2 Programmer - MPLAB PM3 Device Programmer • Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits © 2010 Microchip Technology Inc. PIC32MX3XX/4XX 28.1 MPLAB Integrated Development Environment Software ® digital signal The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market ...
Page 150
... Support for the entire device instruction set ® standard HEX • Support for fixed-point and floating-point data • Command line interface • Rich directive set • Flexible macro language • MPLAB IDE compatibility © 2010 Microchip Technology Inc. ...
Page 151
... Microchip Technology Inc. PIC32MX3XX/4XX 28.9 MPLAB ICD 3 In-Circuit Debugger System MPLAB ICD 3 In-Circuit Debugger System is Micro- chip’s most cost effective high-speed hardware ...
Page 152
... This usually includes a single application and debug capability, all for DDMAX on one board. Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits. ® L security ICs, CAN ® © 2010 Microchip Technology Inc. ...
Page 153
... Exposure to maximum rating conditions for extended periods may affect device reliability. 2: Maximum allowable current is a function of device maximum power dissipation (see Table 29-2). 3: See the “Pin Diagrams” section for the 5V tolerant pins. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX (Note 3)......................................... -0. ≥ ...
Page 154
... Typical Max. Unit -40 — +125 °C -40 — +85 ° INT – T )/θ Max. Unit Notes 40 — °C — °C — °C — °C/W 1 -40°C ≤ T ≤ +85°C for Industrial A Units Conditions V — V — V — V/ms — © 2010 Microchip Technology Inc. ...
Page 155
... Data in “Typical” column is at 3.3V, 25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested. 4: This parameter is characterized, but not tested in manufacturing. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40° ...
Page 156
... System clock is enabled and DLE . ≤ +85°C for Industrial A Conditions 2.3V — 4 MHz 3.6V 2.3V 20 MHz — (Note 3) 3.6V 2.3V 60 MHz — (Note 3) 3.6V 2.3V — 80 MHz 3.6V 2.3V LPRC (31 kHz) 3.3V (Note 3) 3.6V © 2010 Microchip Technology Inc. ...
Page 157
... Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled. 5: Data is characterized at +70°C and not tested. Parameter is for design guidance only. 6: This parameter is characterized, but not tested in manufacturing. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) -40°C ≤ T ≤ +85°C for Industrial ...
Page 158
... V SMBus enabled, 2.3V ≤ V ≤ 5.5 PIN (Note 4) μ 3.3V PIN SS μA ≤ V ≤ PIN DD Pin at high-impedance μA V ≤ V ≤ PIN DD Pin at high-impedance μA V ≤ V ≤ PIN DD μA ≤ V ≤ PIN DD XT and HS modes © 2010 Microchip Technology Inc. ...
Page 159
... Bus Matrix Arbitration mode 2 (rotating priority) may be necessary. The default Arbitration mode is mode 1 (CPU has lowest priority). 3: Refer to “PIC32MX Flash Programming Specification” (DS61145) for operating conditions during programming and erase cycles. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40° ...
Page 160
... Industrial A Units Comments (Note 2) dB Max 1)V ICM DD (Note 2) nsec (Notes 1,2) μs Comparator module is configured before setting the comparator ON bit. (Note 2) V — ≤ +85°C for Industrial A Units Comments LSb — LSb — μs — © 2010 Microchip Technology Inc. ...
Page 161
... Regulator Output Voltage DDCORE D321 C External Filter Capacitor Value EFC D322 T Power-up Timer Period PWRT © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature-40°C ≤ T ≤ +85°C for Industrial A Min. Typical Max. Units 1 ...
Page 162
... Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) -40°C ≤ T Operating temperature (1) Min. Typical Max. Units — — — — 400 pF OS30 OS30 -40°C ≤ T ≤ +85°C for Industrial A range ≤ +85°C for Industrial A Conditions EC mode C™ mode OS31 OS31 © 2010 Microchip Technology Inc. ...
Page 163
... MHz maximum for PIC32MX320F032H and PIC32MX420F032H devices. 4: PLL input requirements characterized, but tested at 10 MHz only at manufacturing. 5: This parameter is characterized, but not tested in manufacturing. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature (1) Min. ...
Page 164
... Industrial A Min. Typical Max. Units -15 — +15 % changes. DD ≤ +85°C for Industrial A Units Conditions 5 MHz ECPLL, HSPLL, XTPLL, FRCPLL modes MHz — — % Measured over 100 ms period ≤ TA +85°C for industrial Conditions — Conditions — © 2010 Microchip Technology Inc. ...
Page 165
... T CNx High or Low Time (input) RBP Note 1: Data in “Typical” column is at 3.3V, 25°C unless otherwise stated. 2: This parameter is characterized, but not tested in manufacturing. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX DI35 DI40 DO31 DO32 Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) -40° ...
Page 166
... Power-up Timer (PWRT); only active when the internal voltage regulator is disabled DS61143G-page 166 SYSDLY SY02 CPU starts fetching code SY00 ( (Note 1) ) OSC SYSDLY SY02 CPU starts fetching code SY00 SY10 ( OST PU (Note DDCORE (T ) SYSDLY SY02 CPU starts fetching code SY01 (T ) PWRT (Note 1) < DDMIN © 2010 Microchip Technology Inc. ...
Page 167
... MCLR SY30 T BOR Pulse Width (low) BOR Note 1: These parameters are characterized, but not tested in manufacturing. 2: Data in “Typ” column is at 3.3V, 25°C unless otherwise stated. Characterized by design but not tested. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX T MCLR (SY20) T BOR (T ) SYSDLY ...
Page 168
... TA15. — nsec — nsec Must also meet parameter TA15. — nsec — — nsec V > 2.7V DD — nsec V < 2.7V DD — nsec V > 2.7V DD (Note 3) — nsec V < 2.7V DD (Note 3) 100 kHz — — PB © 2010 Microchip Technology Inc. ...
Page 169
... H ICx Input High Time CC IC15 T P ICx Input Period CC Note 1: These parameters are characterized, but not tested in manufacturing. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) -40°C ≤ T Operating temperature (1) Min. [(12.5 nsec nsec [(12 ...
Page 170
... Operating temperature (1) (2) Min Typical — — 50 — ≤ +85°C for Industrial A Units Conditions nsec See parameter DO32. nsec See parameter DO31. -40°C ≤ T ≤ +85°C for Industrial A Max Units Conditions 25 nsec — — nsec — © 2010 Microchip Technology Inc. ...
Page 171
... The minimum clock period for SCKx is 40 nsec. Therefore, the clock generated in Master mode must not violate this specification. 4: Assumes 50 pF load on all SPIx pins. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX SP10 SP21 SP20 SP21 SP20 ...
Page 172
... See parameter DO32. nsec — See parameter DO31. nsec — See parameter DO32. nsec — See parameter DO31. nsec V > 2. nsec V < 2. — nsec — — nsec V > 2.7V DD — nsec V < 2.7V DD © 2010 Microchip Technology Inc. ...
Page 173
... SP50 SCK X (CKP = 0) SP71 SCK X (CKP = 1) SP35 SDO X SDI X SP40 Note: Refer to Figure 29-1 for load conditions © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature (1) (2) Min. Typical — — SP70 SP72 SP73 ...
Page 174
... See parameter DO32. nsec See parameter DO31. nsec See parameter DO32. nsec See parameter DO31. nsec V > 2.7V DD nsec V < 2.7V DD nsec — nsec — nsec — nsec — nsec — © 2010 Microchip Technology Inc. ...
Page 175
... Data in “Typical” column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested. 3: The minimum clock period for SCKx is 40 nsec. 4: Assumes 50 pF load on all SPIx pins. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX SP70 SP73 SP35 SP72 ...
Page 176
... IM11 IM10 IM26 IM25 IM40 -40°C ≤ T ≤ +85°C for Industrial A Max. Units Conditions — nsec — — nsec — 25 nsec — — nsec — nsec — 25 IM34 IM33 Stop Condition IM21 IM33 IM45 © 2010 Microchip Technology Inc. ...
Page 177
... Note 1: BRG is the value of the I C™ Baud Rate Generator. 2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only). © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ T ≤ +85°C for Industrial ...
Page 178
... IS26 IS25 IS40 ≤ +85°C for Industrial A Conditions nsec — nsec — nsec — μs The amount of time the bus must be free μs before a new μs transmission can start. pF — IS34 Stop Condition IS21 IS33 IS45 © 2010 Microchip Technology Inc. ...
Page 179
... Stop Condition SU STO Setup Time Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only). © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ T Min. Max. 100 kHz mode 4.7 — ...
Page 180
... The amount of time the bus must be free before a new μs transmission can start. μs pF — ≤ +85°C for Industrial A Units Conditions V — V — V (Note (Note 3) REFH DD – V (Note 1) V (Note 3) μA ADC operating μA ADC off V — © 2010 Microchip Technology Inc. ...
Page 181
... These parameters are not characterized or tested in manufacturing. 2: With no missing codes. 3: These parameters are characterized, but not tested in manufacturing. 4: Characterized with 1 kHz sinewave. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ T ≤ +85°C for Industrial A Min ...
Page 182
... AN 5.0 kΩ 2.5V to -40°C to 3.6V +85° 5.0 kΩ 2.5V to -40°C to 3.6V +85°C ADC Channels Configuration REF REF SHA ADC REF REF SHA ADC REF REF REF ANx SHA ADC ANx REF © 2010 Microchip Technology Inc. ...
Page 183
... Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures. 3: Characterized by design but not tested. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ T ≤ ...
Page 184
... Sampling ends, conversion sequence starts. 5 – Convert bit 9. 6 – Convert bit 8. 7 – Convert bit 0. 8 – One T for end of conversion. AD DS61143G-page 184 AD55 described in the “PIC32MX Family Reference Manual” (DS61132). SAMP AD55 © 2010 Microchip Technology Inc. ...
Page 185
... Buffer( – Software sets ADxCON. ADON to start AD operation. 2 – Sampling starts after discharge period described in the “PIC32MX SAMP Family Reference Manual” (DS61132). 3 – Convert bit 9. 4 – Convert bit 8. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX AD55 AD55 – Convert bit 0. ...
Page 186
... Typical Max. Units 20 — 40 — — — 0 — — — — PB PS7 PS1 PS2 ≤ +85°C for A Conditions — nsec — — nsec — 60 nsec — 10 nsec — — nsec — — nsec — — nsec — © 2010 Microchip Technology Inc. ...
Page 187
... RD PM6 T PMRD or PMENB Active to Data In DSU Valid (data setup time) PM7 T PMRD or PMENB Inactive to Data In DHOLD Invalid (data hold time) Note 1: These parameters are characterized, but not tested in manufacturing. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Address Address<7:0> Address<7:0> PM2 PM3 PM1 Standard Operating Conditions: 2 ...
Page 188
... Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ T (1) Min. Typical — — — PM13 PM11 ≤ +85°C for Industrial A Max. Units Conditions — — — — — — — — — © 2010 Microchip Technology Inc. ...
Page 189
... These parameters are characterized, but not tested in manufacturing. FIGURE 29-23: EJTAG TIMING CHARACTERISTICS TCK TMS TDI T TDO TRST* T TRST*low T rf © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ T (1) Min. Typ 3.0 — — — 2.0 — ...
Page 190
... Min. Max. Units 25 — nsec 10 — nsec 10 — nsec 5 — nsec 3 — nsec — 5 nsec — 5 nsec 25 — nsec — — nsec ≤ +85°C for Industrial A Conditions — — — — — — — — — © 2010 Microchip Technology Inc. ...
Page 191
... Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. © 2010 Microchip Technology Inc. PIC32MX3XX/4XX Example PIC32MX360F 512H-80I/PT ...
Page 192
... PIC32MX3XX/4XX 30.2 Package Details The following sections give the technical details of the packages. /HDG 3ODVWLF 7KLQ 4XDG )ODWSDFN 37 ± 1RWH NOTE 1 c β 1RWHV DS61143G-page 192 [ [ PP %RG NOTE 2 A φ >74)3@ α A2 © 2010 Microchip Technology Inc. ...
Page 193
... Microchip Technology Inc. PIC32MX3XX/4XX [ [ PP %RG\ PP >74)3@ DS61143G-page 193 ...
Page 194
... PIC32MX3XX/4XX Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging DS61143G-page 194 © 2010 Microchip Technology Inc. ...
Page 195
... Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging © 2010 Microchip Technology Inc. PIC32MX3XX/4XX DS61143G-page 195 ...
Page 196
... PIC32MX3XX/4XX Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging DS61143G-page 196 © 2010 Microchip Technology Inc. ...
Page 197
... NOTE 1 c β 1RWHV © 2010 Microchip Technology Inc. PIC32MX3XX/4XX [ [ PP %RG\ PP >74) NOTE 2 A φ α A2 DS61143G-page 197 ...
Page 198
... PIC32MX3XX/4XX /HDG 3ODVWLF 7KLQ 4XDG )ODWSDFN 37 ± 1RWH DS61143G-page 198 [ [ PP %RG\ PP >74)3@ © 2010 Microchip Technology Inc. ...
Page 199
... Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging © 2010 Microchip Technology Inc. PIC32MX3XX/4XX DS61143G-page 199 ...
Page 200
... PIC32MX3XX/4XX Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging DS61143G-page 200 © 2010 Microchip Technology Inc. ...