AT32AP7001-ALUT Atmel, AT32AP7001-ALUT Datasheet - Page 60

• Manufacturer Part Number: AT32AP7001-ALUT
• Description: IC MCU 32BIT AVR32 208-LQFP
• Manufacturer: Atmel
• Series: AVR®32 AP7r

Specifications of AT32AP7001-ALUT

• Core Processor: AVR
• Core Size: 32-Bit
• Speed: 150MHz
• Connectivity: EBI/EMI, I²C, MMC, PS2, SPI, SSC, UART/USART, USB
• Peripherals: AC'97, DMA, I²C, POR, PWM, WDT
• Number Of I /o: 90
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 1.95 V
• Data Converters: D/A 2x16b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 208-LQFP
• Data Bus Width: 32 bit
• Data Ram Size: 32 KB
• Interface Type: EBI, ISI, MCI, PS2, SPI, TWI, USB
• Maximum Clock Frequency: 150 MHz
• Number Of Programmable I/os: 90
• Number Of Timers: 3
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• On-chip Dac: 16 bit, 1 Channel
• Package: 208PQFP
• Device Core: AVR32
• Family Name: AT32
• Maximum Speed: 150 MHz
• Operating Supply Voltage: 1.8 V
• For Use With: ATAVRONEKIT - KIT AVR/AVR32 DEBUGGER/PROGRMMRATNGW100 - KIT AVR32 NETWORK GATEWAYATSTK1000 - KIT STARTER FOR AVR32AP7000
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: Details

PICOLD.{D,W} – Load PICO Register(s)
Description
Reads the memory location specified into the given coprocessor register(s).
Operation:
I.
II.
III.
IV.
V.
VI.
Syntax:
I.
II.
III.
IV.
V.
VI.
Operands:
I-III.
IV-VI.
I-II, IV-V.p ∈ {0, 1, …, 15}
I, IV.
III, VI. {b, i} ∈ {0, 1, …, 15}
III, VI. sa ∈ {0, 1, 2, 3}
Opcode
I.
II.
32015G–AVR32–09/09
31
15
31
15
1
1
PICO CP#
PICO CP#
PrHi:PrLo ← *(Rp + (ZE(disp8) << 2));
Rp ← Rp-8;
PrHi:PrLo ← *(Rp);
PrHi:PrLo ← *(Rb + (Ri << sa2));
Pr ← *(Rp + (ZE(disp8) << 2));
Rp ← Rp-4;
Pr ← *(Rp);
Pr ← *(Rb + (Ri << sa2));
picold.d
picold.d
picold.d
picold.w
picold.w
picold.w
PrHi:PrLo ∈ {
Pr ∈ { INPIX0, INPIX1, INPIX2, COEFF0_A, COEFF0_B, COEFF1_A, COEFF1_B, COEFF2_A,
disp ∈ {0, 4, …, 1020}
30
14
30
14
1
1
COEFF2_B, VMU0_OUT, VMU1_OUT, VMU2_OUT, CONFIG}
29
13
29
13
1
1
INPIX1:INPIX2, COEFF0_B:COEFF0_A, COEFF1_B:COEFF1_A, COEFF2_B:COEFF2_A,
VMU1_OUT:VMU0_OUT, CONFIG:VMU2_OUT}
PrHi:PrLo, Rp[disp]
PrHi:PrLo, --Rp
PrHi:PrLo, Rb[Ri<<sa]
Pr, Rp[disp]
Pr, --Rp
Pr, Rb[Ri<<sa]
28
12
28
12
0
1
0
0
27
11
27
11
1
1
PrLo[3:1]
PrLo[3:1]
26
10
26
10
0
1
25
25
0
9
1
9
24
24
1
8
0
1
8
0
23
23
1
7
1
7
0
1
22
22
0
6
0
6
0
21
21
1
5
1
5
1
20
20
0
4
0
4
disp8
19
19
3
3
0
AT32AP7001
0
18
18
2
2
Rp
Rp
0
17
17
1
1
0
16
16
0
0
60