ST62T03CM6 STMicroelectronics, ST62T03CM6 Datasheet



Manufacturer Part Number

Specifications of ST62T03CM6

Core Processor
Core Size
Number Of I /o
Program Memory Size
1KB (1K x 8)
Program Memory Type
Ram Size
64 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 6 V
Oscillator Type
Operating Temperature
-40°C ~ 85°C
Package / Case
16-SOIC (0.300", 7.5mm Width)
Controller Family/series
No. Of I/o's
Ram Memory Size
Cpu Speed
No. Of Timers
Rohs Compliant
Processor Series
Data Bus Width
8 bit
Data Ram Size
64 B
Maximum Clock Frequency
8 MHz
Number Of Programmable I/os
Number Of Timers
Operating Supply Voltage
3 V to 6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
Development Tools By Supplier
Minimum Operating Temperature
- 40 C
On-chip Adc
8 bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
Data Converters
Lead Free Status / Rohs Status
In Transition
Other names

Available stocks

Part Number
Part Number:
Device Summary
October 2009
Program memory - bytes
RAM - bytes
Operating Supply
Analog Inputs
Clock Frequency
Operating Temperature
– 1K or 2K bytes Program memory (OTP,
– 64 bytes RAM
Clock, Reset and Supply Management
– Enhanced reset system
– Low voltage detector (LVD) for safe Reset
– Clock sources: crystal/ceramic resonator or
– Oscillator safeguard (OSG)
– 2 Power saving modes: Wait and Stop
Interrupt Management
– 4 interrupt vectors plus NMI and RESET
– 9 external interrupt lines (on 2 vectors)
9 I/O Ports
– 9 multifunctional bidirectional I/O lines
– 4 alternate function lines
– 3 high sink outputs (20mA)
2 Timers
– Configurable watchdog timer
– 8-bit timer/counter with a 7-bit prescaler
Analog Peripheral
– 8-bit ADC with 4 input channels (except on
Instruction Set
– 8-bit data manipulation
– 40 basic instructions
– 9 addressing modes
– Bit manipulation
EPROM, FASTROM or ROM) with read-out
RC network, external clock, backup oscillator
two timers, oscillator safeguard & safe reset
ST6200C ST6201C ST6203C
Doc ID 4563 Rev 5
PDIP16 / SO16 / SSOP16
8-bit MCUs with A/D converter,
-40°C to +125°C
Development Tools
– Full hardware/software development package
8MHz Max
3.0V to 6V
Section 11.5
for Ordering Information)

Related parts for ST62T03CM6

ST62T03CM6 Summary of contents

Page 1

Memories ■ – bytes Program memory (OTP, EPROM, FASTROM or ROM) with read-out protection – 64 bytes RAM Clock, Reset and Supply Management ■ – Enhanced reset system – Low voltage detector (LVD) for safe Reset – ...

Page 2

ST6200C ST6201C ST6203C . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 1 INTRODUCTION . . . . . . . ...

Page 3

REGISTER DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 4

ST6 ARCHITECTURE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 5

GENERAL INFORMATION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 6

ST6200C ST6201C ST6203C 1 INTRODUCTION The ST6200C, 01C and 03C devices are low cost members of the ST62xx 8-bit HCMOS family of mi- crocontrollers, which is targeted at low to medium complexity applications. All ST62xx devices are based on a ...

Page 7

PIN DESCRIPTION Figure 2. 16-Pin Package Pinout itX associated interrupt vector * Depending on device. Please refer to I/O Port section. Table 1. Device Pin Description Pin n° Pin Name OSCin 3 OSCout 4 NMI ...

Page 8

ST6200C ST6201C ST6203C 3 MEMORY MAPS, PROGRAMMING MODES AND OPTION BYTES 3.1 MEMORY AND REGISTER MAPS 3.1.1 Introduction The MCU operates in three separate memory spaces: Program space, Data space, and Stack space. Operation in these three memory spaces is ...

Page 9


Page 10

... U.V. erasure that also results in the whole EPROM context being erased. Note: Once the Readout Protection is activated longer possible, even for STMicroelectronics, to gain access to the OTP or ROM contents. Re- turned parts can therefore not be accepted if the Readout Protection bit is set. ...

Page 11

MEMORY MAP (Cont’d) Table 2. Hardware Register Map Register Address Block 080h CPU X,Y,V,W to 083h 0C0h DRA I/O Ports 0C1h DRB 0C2h 0C3h 0C4h DDRA I/O Ports 0C5h DDRB 0C6h 0C7h 0C8h CPU IOR 0C9h ROM DRWR 0CAh 0CBh ...

Page 12

ST6200C ST6201C ST6203C MEMORY MAP (Cont’d) 3.1.6 Data ROM Window The Data read-only memory window is located from address 0040h to address 007Fh in Data space. It allows direct reading of 64 consecutive bytes located anywhere in program memory, be- ...

Page 13

MEMORY MAP (Cont’d) Data ROM Window memory addressing In cases where some data (look-up tables for ex- ample) are stored in program memory, reading these data requires the use of the Data ROM win- dow mechanism this: ...

Page 14

... Note: OTP/EPROM devices can be programmed pin. The with the development tools available from PP STMicroelectronics (please refer to page 3.2.2 EPROM Erasing The EPROM devices can be erased by exposure to Ultra Violet light. The characteristics of the MCU are such that erasure begins when the memory is ...

Page 15

OPTION BYTES Each device is available for production in user pro- grammable versions (OTP) as well as in factory coded versions (ROM). OTP devices are shipped to customers with a default content (00h), while ROM factory coded parts contain ...

Page 16

ST6200C ST6201C ST6203C 4 CENTRAL PROCESSING UNIT 4.1 INTRODUCTION The CPU Core of ST6 devices is independent of the I/O or Memory configuration. As such, it may be thought independent central processor communicating with on-chip I/O, Memory ...

Page 17

CPU REGISTERS (Cont’d) The 12-bit length allows the direct addressing of 4096 bytes in Program Space. However, if the program space contains more than 4096 bytes, the additional memory in program space can be addressed by using the Program ROM ...

Page 18

ST6200C ST6201C ST6203C 5 CLOCKS, SUPPLY AND RESET 5.1 CLOCK SYSTEM The main oscillator of the MCU can be driven by any of these clock sources: – external clock signal – external AT-cut parallel-resonant crystal – external ceramic resonator – ...

Page 19

CLOCK SYSTEM (Cont’d) 5.1.1 Main Oscillator The oscillator configuration is specified by select- ing the appropriate option in the option bytes (refer to the Option Bytes section of this document). When the CRYSTAL/RESONATOR option is se- lected, it must be ...

Page 20

ST6200C ST6201C ST6203C CLOCK SYSTEM (Cont’d) 5.1.2 Oscillator Safeguard (OSG) The Oscillator Safeguard (OSG) feature is a means of dramatically improving the operational integrity of the MCU available when the OSG ENABLED option is selected in the option ...

Page 21

CLOCK SYSTEM (Cont’d) 5.1.3 Low Frequency Auxiliary Oscillator (LFAO) The Low Frequency Auxiliary Oscillator has three main purposes. Firstly, it can be used to reduce power consumption in non timing critical routines. Secondly, it offers a fully integrated system clock, ...

Page 22

ST6200C ST6201C ST6203C 5.2 LOW VOLTAGE DETECTOR (LVD) The on-chip Low Voltage Detector is enabled by setting a bit in the option bytes (refer to the Option Bytes section of this document). The LVD allows the device to be used ...

Page 23

RESET 5.3.1 Introduction The MCU can be reset in three ways: A low pulse input on the RESET pin ■ Internal Watchdog reset ■ Internal Low Voltage Detector (LVD) reset ■ 5.3.2 RESET Sequence The basic RESET sequence consists ...

Page 24

ST6200C ST6201C ST6203C RESET (Cont’d) 5.3.3 RESET Pin The RESET pin may be connected to a device on the application board in order to reset the MCU if required. The RESET pin may be pulled low in RUN, WAIT or ...

Page 25

RESET (Cont’d) 5.3.4 Watchdog Reset The MCU provides a Watchdog timer function in order to be able to recover from software hang- ups. If the Watchdog register is not refreshed be- fore an end-of-count condition is reached, a Watchdog reset ...

Page 26

ST6200C ST6201C ST6203C 5.4 INTERRUPTS The ST6 core may be interrupted by four maska- ble interrupt sources, in addition to a Non Maska- ble Interrupt (NMI) source. The interrupt process- ing flowchart is shown in Figure Maskable interrupts must be ...

Page 27

INTERRUPT RULES MANAGEMENT A Reset can interrupt the NMI and peripheral ■ interrupt routines The Non Maskable Interrupt request has the ■ highest priority and can interrupt any peripheral interrupt routine at any time but cannot interrupt another NMI ...

Page 28

ST6200C ST6201C ST6203C 5.9 EXTERNAL INTERRUPTS (I/O Ports) External interrupt vectors can be loaded into the PC register if the corresponding external interrupt occurred and if the GEN bit is set. These interrupts allow the processor to exit from STOP ...

Page 29

INTERRUPT HANDLING PROCEDURE The interrupt procedure is very similar to a call pro- cedure, in fact the user can consider the interrupt as an asynchronous call procedure. As this is an asynchronous event, the user cannot know the context ...

Page 30

ST6200C ST6201C ST6203C 5.11 REGISTER DESCRIPTION INTERRUPT OPTION REGISTER (IOR) Address: 0C8h — Write Only Reset status: 00h 7 - LES ESB GEN - Caution: This register is write-only and cannot be accessed by single-bit operations (SET, RES, DEC,...). Bit ...

Page 31

POWER SAVING MODES 6.1 INTRODUCTION To give a large measure of flexibility to the applica- tion in terms of power consumption, two main pow- er saving modes are implemented in the ST6 (see Figure 19). In addition, the Low ...

Page 32

ST6200C ST6201C ST6203C 6.2 WAIT MODE The MCU goes into WAIT mode as soon as the WAIT instruction is executed. This has the follow- ing effects: – Program execution is stopped, the microcontrol- ler software can be considered as being ...

Page 33

STOP MODE STOP mode is the lowest power consumption mode of the MCU (see Figure The MCU goes into STOP mode as soon as the STOP instruction is executed. This has the follow- ing effects: – Program execution is ...

Page 34

ST6200C ST6201C ST6203C STOP MODE (Cont’d) Figure 22. STOP Mode Flowchart EXCTNL 1) VALUE 0 OSCILLATOR Clock to PERIPHERALS Clock to CPU N RESET N INTERRUPT Y Notes: 1. EXCTNL is an option bit. See option byte section for more ...

Page 35

NOTES RELATED TO WAIT AND STOP MODES 6.4.1 Exit from Wait and Stop Modes NMI Interrupt It should be noted that when the GEN bit in the IOR register is low (interrupts disabled), the NMI interrupt is active ...

Page 36

ST6200C ST6201C ST6203C 7 I/O PORTS 7.1 INTRODUCTION Each I/O port contains pins. Each pin can be programmed independently as digital input (with or without pull-up and interrupt generation), digital output (open drain, push-pull) or analog in- ...

Page 37

I/O PORTS (Cont’d) Figure 23. I/O Port Block Diagram RESET ST6 INTERNAL BUS TO INTERRUPT * TO ADC * Depending on device. See device summary on page 1. Table 8. I/O Port Configurations DDR ...

Page 38

ST6200C ST6201C ST6203C I/O PORTS (Cont’d) 7.2.5 Instructions NOT to be used to access Port Data registers (SET, RES, INC and DEC) DO NOT USE READ-MODIFY-WRITE INSTRUC- TIONS (SET, RES, INC and DEC) ON PORT DATA REGISTERS IF ANY PIN ...

Page 39

I/O PORTS (Cont’d) Table 9. I/O Port Option Selections MODE AVAILABLE ON Input DDRx ORx DRx Reset state Input with pull up DDRx ORx DRx Input with pull up with interrupt DDRx ORx DRx ...

Page 40

ST6200C ST6201C ST6203C I/O PORTS (Cont’d) 7.5 REGISTER DESCRIPTION DATA REGISTER (DR) Port x Data Register DRx with Address DRA: 0C0h - Read / Write Address DRB: 0C1h - Read / Write Reset Value: 0000 ...

Page 41

ON-CHIP PERIPHERALS 8.1 WATCHDOG TIMER (WDG) 8.1.1 Introduction The Watchdog timer is used to detect the occur- rence of a software fault, usually generated by ex- ternal interference or by unforeseen logical condi- tions, which causes the application program ...

Page 42

ST6200C ST6201C ST6203C WATCHDOG TIMER (Cont’d) 8.1.3 Functional Description The watchdog activation is selected through an option in the option bytes: – HARDWARE Watchdog option After reset, the watchdog is permanently active, the C bit in the WDGR is forced ...

Page 43

WATCHDOG TIMER (Cont’d) These instructions test the C bit and reset the MCU (i.e. disable the Watchdog) if the bit is set (i.e. if the Watchdog is active), thus disabling the Watchdog. For more information on the use of the ...

Page 44

ST6200C ST6201C ST6203C WATCHDOG TIMER (Cont’d) 8.1.7 Register Description WATCHDOG REGISTER (WDGR) Address: 0D8h - Read / Write Reset Value: 1111 1110 ( Bits 7:2 = T[5:0] Downcounter bits Caution: These bits are ...

Page 45

TIMER 8.2.1 Introduction The 8-Bit Timer on-chip peripheral is a free run- ning downcounter based on an 8-bit downcounter with a 7-bit programmable prescaler, giving a max- 15 imum count Figure 27. Timer Block Diagram ...

Page 46

ST6200C ST6201C ST6203C 8-BIT TIMER (Cont’d) 8.2.3 Counter/Prescaler Description Prescaler The prescaler input is the internal frequency f divided by 12. The prescaler decrements on the rising edge, depending on the division factor pro- grammed by the PS[2:0] bits in ...

Page 47

TIMER (Cont’d) 8.2.6 Register Description PRESCALER COUNTER REGISTER (PSCR) Address: 0D2h - Read/Write Reset Value: 0111 1111 (7Fh) 7 PSCR PSCR PSCR PSCR PSCR Bit 7 = PSCR7: Not used, always read as “0”. ...

Page 48

ST6200C ST6201C ST6203C 8.3 A/D CONVERTER (ADC) 8.3.1 Introduction The on-chip Analog to Digital Converter (ADC) pe- ripheral is a 8-bit, successive approximation con- verter. This peripheral has multiplexed analog in- put channels (refer to device pin out description) that ...

Page 49

A/D CONVERTER (Cont’d) 8.3.3 Functional Description Analog Power Supply The high and low level reference voltage pins are internally connected to the V DD Conversion accuracy may therefore be impacted by voltage drops and noise in the event of ...

Page 50

ST6200C ST6201C ST6203C A/D CONVERTER (Cont’d) 8.3.4 Recommendations The following six notes provide additional informa- tion on using the A/D converter. 1.The A/D converter does not feature a sample and hold circuit. The analog voltage to be meas- ured should ...

Page 51

A/D CONVERTER (Cont’d) 8.3.5 Low Power Modes Mode Description No effect on A/D Converter. ADC interrupts WAIT cause the device to exit from Wait mode. STOP A/D Converter disabled. Note: The A/D converter may be disabled by clear- ing the ...

Page 52

ST6200C ST6201C ST6203C 9 INSTRUCTION SET 9.1 ST6 ARCHITECTURE The ST6 architecture has been designed for max- imum efficiency while keeping byte usage to a minimum; in short, to provide byte-efficient pro- gramming. The ST6 core has the ability to ...

Page 53

INSTRUCTION SET The ST6 offers a set of 40 basic instructions which, when combined with nine addressing modes, yield 244 usable opcodes. They can be di- vided into six different types: load/store, arithme- tic/logic, conditional branch, control instructions, jump/call, ...

Page 54

ST6200C ST6201C ST6203C INSTRUCTION SET (Cont’d) Arithmetic and Logic. These instructions are used to perform arithmetic calculations and logic operations. In AND, ADD, CP, SUB instructions one operand is always the accumulator while, de- pending on the addressing mode, the ...

Page 55

INSTRUCTION SET (Cont’d) Conditional Branch. Branch instructions perform a branch in the program when the selected condi- tion is met. Bit Manipulation Instructions. These instruc- tions can handle any bit in Data space memory. One group either sets or clears. ...

Page 56

ST6200C ST6201C ST6203C Opcode Map Summary. The following table contains an opcode map for the instructions used by the ST6 LOW 0 1 0000 0001 HI 2 JRNZ 4 CALL abc 0000 1 pcr 2 ext 1 ...

Page 57

Opcode Map Summary (Continued) LOW 8 9 1000 1001 HI 2 JRNZ abc 0000 1 pcr 2 ext 1 2 JRNZ abc 0001 1 pcr 2 ext 1 2 JRNZ ...

Page 58

ST6200C ST6201C ST6203C 10 ELECTRICAL CHARACTERISTICS 10.1 PARAMETER CONDITIONS Unless otherwise specified, all voltages are re- ferred 10.1.1 Minimum and Maximum Values Unless otherwise specified the minimum and max- imum values are guaranteed in the worst ...

Page 59

ABSOLUTE MAXIMUM RATINGS Stresses above those listed as “absolute maxi- mum ratings” may cause permanent damage to the device. This is a stress rating only and func- tional operation of the device under these condi- 10.2.1 Voltage Characteristics Symbol ...

Page 60

ST6200C ST6201C ST6203C 10.3 OPERATING CONDITIONS 10.3.1 General Operating Conditions Symbol Parameter V Supply voltage DD f Oscillator frequency OSC V Operating Supply Voltage DD T Ambient temperature range A Notes oscillator frequency above 1.2MHz is recommended for ...

Page 61

OPERATING CONDITIONS (Cont’d) 10.3.2 Operating Conditions with Low Voltage Detector (LVD) Subject to general operating conditions for V Symbol Parameter Reset release threshold V IT+ (V rise) DD Reset generation threshold V IT- (V fall LVD voltage threshold ...

Page 62

ST6200C ST6201C ST6203C 10.4 SUPPLY CURRENT CHARACTERISTICS The following current consumption specified for the ST6 functional operating modes over tempera- ture range does not take into account the clock source current consumption. To get the total de- 10.4.1 RUN Modes ...

Page 63

SUPPLY CURRENT CHARACTERISTICS (Cont’d) 10.4.2 WAIT Modes Symbol Parameter Supply current in WAIT mode Option bytes not programmed (see Figure 38) Supply current in WAIT mode Option bytes programmed to 00H (see Figure 39) Supply current in WAIT mode (see ...

Page 64

ST6200C ST6201C ST6203C SUPPLY CURRENT CHARACTERISTICS (Cont’d) Figure 38. Typical I in WAIT programmed IDD [µA] 800 8MHz 1M 700 4MHz 32KHz 2MHz 600 500 400 300 200 100 VDD [V] Figure 39. Typical ...

Page 65

SUPPLY CURRENT CHARACTERISTICS (Cont’d) Figure 40. Typical I in WAIT IDD [µA] 600 8MHz 1M 4MHz 32KHz 500 2MHz 400 300 200 100 VDD [V] and Temperature for ROM devices CPU IDD [µA] 450 ...

Page 66

ST6200C ST6201C ST6203C SUPPLY CURRENT CHARACTERISTICS (Cont’d) 10.4.3 STOP Mode Symbol Parameter Supply current in STOP mode I DD (see Figure 41 & Figure Notes: 1. Typical data are based on V =5. All I/O pins ...

Page 67

SUPPLY CURRENT CHARACTERISTICS (Cont’d) 10.4.4 Supply and Clock System The previous current consumption specified for the ST6 functional operating modes over tempera- ture range does not take into account the clock Symbol Parameter Supply current of RC oscillator I DD(CK) ...

Page 68

ST6200C ST6201C ST6203C 10.5 CLOCK AND TIMING CHARACTERISTICS Subject to general operating conditions for V 10.5.1 General Timings Symbol Parameter t Instruction cycle time c(INST) Interrupt reaction time t v(IT v(IT) c(INST) 10.5.2 External Clock ...

Page 69

CLOCK AND TIMING CHARACTERISTICS (Cont’d) 10.5.3 Crystal and Ceramic Resonator Oscillators The ST6 internal clock can be supplied with sever- al different Crystal/Ceramic resonator oscillators. Only parallel resonant crystals can be used. All the information given in this paragraph are ...

Page 70

ST6200C ST6201C ST6203C CLOCK AND TIMING CHARACTERISTICS (Cont’d) 10.5.4 RC Oscillator The ST6 internal clock can be supplied with an external RC oscillator. Depending on the accuracy of the frequency is about 20 may not be suitable for ...

Page 71

CLOCK AND TIMING CHARACTERISTICS (Cont’d) Figure 46. Typical RC Oscillator frequency vs Rnet=22KOhm fosc [MHz] Rnet=47KOhm 12 Rnet=100KOhm 10 Rnet=220KOhm 8 Rnet=470KOhm VDD [V] 10.5.5 Oscillator Safeguard (OSG) and Low Frequency Auxiliary ...

Page 72

ST6200C ST6201C ST6203C 10.6 MEMORY CHARACTERISTICS Subject to general operating conditions for V 10.6.1 RAM and Hardware Registers Symbol Parameter 1) V Data retention RM 10.6.2 EPROM Program Memory Symbol Parameter 2) t Data retention ret Figure 49. EPROM Retention ...

Page 73

EMC CHARACTERISTICS Susceptibility tests are performed on a sample ba- sis during product characterization. 10.7.1 Functional EMS (Electro Magnetic Susceptibility) Based on a simple running application on the product (toggling 2 LEDs through I/O ports), the product is stressed ...

Page 74

ST6200C ST6201C ST6203C EMC CHARACTERISTICS (Cont’d) 10.7.2 Absolute Electrical Sensitivity Based on three different tests (ESD, LU and DLU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity. For more ...

Page 75

... Dynamic latch-up class Notes: 1. Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC spec- ifications, that means when a device belongs to Class A it exceeds the JEDEC standard. B Class strictly covers all the JEDEC criteria (international standard). ...

Page 76

ST6200C ST6201C ST6203C EMC CHARACTERISTICS (Cont’d) 10.7.3 ESD Pin Protection Strategy To protect an integrated circuit against Electro- Static Discharge the stress must be controlled to prevent degradation or destruction of the circuit el- ements. The stress generally affects the ...

Page 77

I/O PORT PIN CHARACTERISTICS 10.8.1 General Characteristics Subject to general operating conditions for V Symbol Parameter V Input low level voltage IL V Input high level voltage IH V Schmitt trigger voltage hysteresis hys I Input leakage current L ...

Page 78

ST6200C ST6201C ST6203C I/O PORT PIN CHARACTERISTICS (Cont’d) 10.8.2 Output Driving Current Subject to general operating conditions for V Symbol Parameter Output low level voltage for a standard I/O pin (see Figure 57 and Figure Output low ...

Page 79

I/O PORT PIN CHARACTERISTICS (Cont’d) Figure 59. Typical Voh [V] at Vdd=5V 4.5 3.5 Figure 60. Typical Vol [mV] at Iio=2mA Ta=-40°C 350 Ta=25°C 300 250 200 150 3 4 ...

Page 80

ST6200C ST6201C ST6203C I/O PORT PIN CHARACTERISTICS (Cont’d) Figure 62. Typical Voh [V] at Iio=-2mA VDD [V] 80/100 1 Voh [V] at Iio=-5mA Ta=-40°C Ta=95°C ...

Page 81

CONTROL PIN CHARACTERISTICS 10.9.1 Asynchronous RESET Pin Subject to general operating conditions for V Symbol Parameter V Input low level voltage IL V Input high level voltage IH V Schmitt trigger voltage hysteresis hys R Weak pull-up equivalent resistor ...

Page 82

ST6200C ST6201C ST6203C CONTROL PIN CHARACTERISTICS (Cont’d) Figure 64. Typical Application with RESET pin 0.1 F 4.7k EXTERNAL RESET 7) CIRCUIT 0.1 F 10.9.2 NMI Pin Subject to general operating conditions for V Symbol Parameter V ...

Page 83

CONTROL PIN CHARACTERISTICS (Cont’d) 10.10 TIMER PERIPHERAL CHARACTERISTICS Subject to general operating conditions for and T unless otherwise specified. OSC A 10.10.1 Watchdog Timer Symbol Parameter t Watchdog time-out duration w(WDG) 10.10.2 8-Bit Timer Symbol Parameter f ...

Page 84

ST6200C ST6201C ST6203C 10.11 8-BIT ADC CHARACTERISTICS Subject to general operating conditions for V Symbol Parameter f Clock frequency OSC V Conversion range voltage AIN R External input resistor AIN t Total convertion time ADC 4) t Stabilization time STAB ...

Page 85

ADC CHARACTERISTICS (Cont’d) ADC Accuracy Symbol Parameter |E | Total unadjusted error Offset error Gain Error Differential linearity error Integral linearity error L Notes: 1. Negative injection ...

Page 86

ST6200C ST6201C ST6203C 11 GENERAL INFORMATION 11.1 PACKAGE MECHANICAL DATA Figure 68. 16-Pin Plastic Dual In-Line Package, 300-mil Width Figure 69. 16-Pin Plastic Small Outline Package, 300-mil Width 86/100 1 ...

Page 87

PACKAGE MECHANICAL DATA (Cont’d) Figure 70. 16-Pin Ceramic Side-Brazed Dual In-Line Package Figure 71. 16-Pin Plastic Shrink Small Outline Package CDIP16W Doc ID 4563 Rev 5 ST6200C ST6201C ST6203C mm ...

Page 88

ST6200C ST6201C ST6203C 11.2 THERMAL CHARACTERISTICS Symbol Package thermal resistance (junction to ambient) DIP16 R thJA SO16 SSOP16 P Power dissipation D T Maximum junction temperature Jmax Notes: 1. The power dissipation is obtained from the formula P and P ...

Page 89

ECOPACK INFORMATION In order to meet environmental requirements, ST offers these devices in different grades of ECO- ® PACK packages, depending on their level of en- vironmental compliance. ECOPACK tions, grade definitions and product status are available at: ...

Page 90

ST6200C ST6201C ST6203C 11.4 PACKAGE/SOCKET FOOTPRINT PROPOSAL Table 21. Suggested List of DIP16 Socket Types Package / Probe DIP16 TEXTOOL Table 22. Suggested List of SO16 Socket Types Package / Probe ENPLAS SO16 YAMAICHI Adapter from SO16 to DIP16 footprint ...

Page 91

... ORDERING INFORMATION The following section deals with the procedure for transfer of customer codes to STMicroelectronics and also details the ST6 factory coded device type. Figure 72. ST6 Factory Coded Device Types ST62T03CB6/CCC ST6200C ST6201C ST6203C For a list of available options (e.g. memory size, ...

Page 92

... They offer the same functionality as OTP devices, but they do not have to be programmed by the customer. The customer code must be sent to 94. STMicroelectronics in the same way as for ROM devices. The FASTROM option list has the same options as defined in the programmable option byte of the OTP version. It also offers an identifier option ...

Page 93

TRANSFER OF CUSTOMER CODE (Cont’d) 11.6.2 ROM VERSION The ST6200C, 01C and 03C are mask pro- grammed ROM version of ST62T00C, T01 and T03C OTP devices. They offer the same functionality as OTP devices, selecting as ROM options the options ...

Page 94

... Quartz crystal / Ceramic resonator [ ] RC network FASTROM Enabled ROM Enabled Fuse is blown by STMicroelectronics [ ] Fuse can be blown by the customer [ ] Disabled [ ] Enabled [ ] Enabled [ ] Enabled . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 95

... ELECTRONICS STAG PROGRAMMERS SYSTEM GENERAL CORP TRIBAL MICROSYSTEMS XELTEK Note 1: For latest information on third party tools, please visit our Internet site: ➟ tain from the STMicroelectronics Internet site: ➟ Designation ST Sales Type STREALIZER-II ST6RAIS-SWC/ Doc ID 4563 Rev 5 ...

Page 96

... In-circuit powerful emula- ST6 HDS2 Emulator tion features including trace/ logic analyzer ST6 EPROM No Programmer Board Table 26. Dedicated STMicroelectronics Development Tools Supported Products ST6200C, 001C and 003C 96/100 1 Programming Capability Yes (DIP packages only) No Yes (All packages except ...

Page 97


Page 98


Page 99

... Replaced soldering information by ECOPACK Updated disclaimer on last page 5 Added note 5 to Section 10.2.2 on page GET MORE INFORMATION To get the latest information on this product please use the STMicroelectronics web server. ➟ ST6200C ST6201C ST6203C Main Changes Section 5 and in Section 6 72: added text on data retention and program- ® ...

Page 100

... ST6200C ST6201C ST6203C Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale. ...

Related keywords