MPC562MZP56 Freescale Semiconductor, MPC562MZP56 Datasheet - Page 945

IC MPU 32BIT 56MHZ PPC 388-PBGA

MPC562MZP56

Manufacturer Part Number
MPC562MZP56
Description
IC MPU 32BIT 56MHZ PPC 388-PBGA
Manufacturer
Freescale Semiconductor
Series
MPC5xxr
Datasheet

Specifications of MPC562MZP56

Core Processor
PowerPC
Core Size
32-Bit
Speed
56MHz
Connectivity
CAN, EBI/EMI, SCI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
64
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 2.7 V
Data Converters
A/D 32x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
388-BGA
Processor Series
MPC5xx
Core
PowerPC
Data Bus Width
32 bit
Data Ram Size
8 KB
Interface Type
SCI, SPI, UART
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
56
Number Of Timers
22
Operating Supply Voltage
2.6 V to 5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
2 (10 bit, 32 Channel)
For Use With
MPC564EVB - KIT EVAL FOR MPC561/562/563/564
Lead Free Status / RoHS Status
Request inventory verification / Request inventory verification
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
No

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC562MZP56
Manufacturer:
FREESCAL
Quantity:
204
Part Number:
MPC562MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC562MZP56
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MPC562MZP56
Manufacturer:
FREESCALE
Quantity:
7 699
Company:
Part Number:
MPC562MZP56
Quantity:
1 500
Part Number:
MPC562MZP56R2
Manufacturer:
RFT
Quantity:
1 441
Part Number:
MPC562MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
The trap enable control register is not accessed by the CPU, but instead supplies signals to the CPU. The
trap enable bits, VSYNC bit, and the breakpoint bits of this register are loaded from the development port
shift register as the result of trap enable mode transmissions. The trap enable bits are reflected in ICTRL
and LCTRL2 special registers. See
Section 23.6.10, “L-Bus Support Control Register
23.4.6.3
The development port shift register is selected when the CPU accesses DPIR or DPDR. Accesses to these
two special purpose registers occur in debug mode and appear on the internal bus as an address and the
assertion of an address attribute signal indicating that a special purpose register is being accessed. The
DPIR register is read by the CPU to fetch all instructions when in debug mode and the DPDR register is
read and written to transfer data between the CPU and external development tools. The DPIR and DPDR
are pseudo registers. Decoding either of these registers will cause the development port shift register to be
accessed. The debug mode logic knows whether the CPU is fetching instructions or reading or writing
data. If what the CPU is expecting and what the register receives from the serial port do not match
(instruction instead of data) the mismatch is used to signal a sequence error to the external development
tool.
23.4.6.4
All of the serial transmissions are clock transmissions and are therefore synchronous communications.
However, the transmission clock may be either synchronous or asynchronous with the system clock
(CLKOUT). The development port allows the selection of two methods for clocking the serial
transmissions. The first method allows the transmission to occur without being externally synchronized
with CLKOUT, in this mode a serial clock DSCK must be supplied to the MPC561/MPC563. The other
communication method requires a data to be externally synchronized with CLKOUT.
The first clock mode is called “asynchronous clock” since the input clock (DSCK) is asynchronous with
CLKOUT. To be sure that data on DSDI is sampled correctly, transitions on DSDI must occur a setup time
ahead and a hold time after the rising edge of DSCK. This clock mode allows communications with the
port from a development tool which does not have access to the CLKOUT signal or where the CLKOUT
signal has been delayed or skewed. Refer to the timing diagram in
The second clock mode is called “synchronous self clock”. It does not require an input clock. Instead the
port is timed by the system clock. The DSDI input is required to meet setup and hold time requirements
with respect to CLKOUT rising edge. The data rate for this mode is always the same as the system clock.
Refer to the timing diagram in
The selection of clock or self clock mode is made at reset. The state of the DSDI input is latched eight
clocks after SRESET negates. If it is latched low, asynchronous clock mode is enabled. If it is latched high
then synchronous self clock mode is enabled.
Since DSDI is used to select the development port clocking scheme, it is necessary to prevent any
transitions on DSDI during this time from being recognized as the start of a serial transmission. The port
will not begin scanning for the start bit of a serial transmission until 16 clocks after the negation of
SRESET. If DSDI is asserted 16 clocks after SRESET negation, the port will wait until DSDI is negated
to begin scanning for the start bit.
Freescale Semiconductor
Development Port Registers Decode
Development Port Serial Communications — Clock Mode Selection
Figure
MPC561/MPC563 Reference Manual, Rev. 1.2
Section 23.6.10, “L-Bus Support Control Register
23-10.
2.”
Figure
23-9.
2” and
Development Support
23-31

Related parts for MPC562MZP56