MPC562MZP56 Freescale Semiconductor, MPC562MZP56 Datasheet - Page 972

IC MPU 32BIT 56MHZ PPC 388-PBGA

MPC562MZP56

Manufacturer Part Number
MPC562MZP56
Description
IC MPU 32BIT 56MHZ PPC 388-PBGA
Manufacturer
Freescale Semiconductor
Series
MPC5xxr
Datasheet

Specifications of MPC562MZP56

Core Processor
PowerPC
Core Size
32-Bit
Speed
56MHz
Connectivity
CAN, EBI/EMI, SCI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
64
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 2.7 V
Data Converters
A/D 32x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
388-BGA
Processor Series
MPC5xx
Core
PowerPC
Data Bus Width
32 bit
Data Ram Size
8 KB
Interface Type
SCI, SPI, UART
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
56
Number Of Timers
22
Operating Supply Voltage
2.6 V to 5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
2 (10 bit, 32 Channel)
For Use With
MPC564EVB - KIT EVAL FOR MPC561/562/563/564
Lead Free Status / RoHS Status
Request inventory verification / Request inventory verification
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
No

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC562MZP56
Manufacturer:
FREESCAL
Quantity:
204
Part Number:
MPC562MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC562MZP56
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MPC562MZP56
Quantity:
1 500
Part Number:
MPC562MZP56R2
Manufacturer:
RFT
Quantity:
1 441
Part Number:
MPC562MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
READI Module
24.2.2
Security is provided via the UC3F censorship mechanism. If a UC3F array is in censored mode, reads or
writes to the UC3F will not be allowed (RCPU will not be able to fetch instructions from the UC3F) once
any of the following cases are detected:
24.2.3
Normal operation of the READI module allows for developement support features to be available. These
features include control of the device, access to registers, and the ability to perform data or instruction
trace.
24.2.4
If EVTI is negated at negation of RSTI, the READI module will be disabled. No trace output will be
provided, and output auxiliary port will be three-stated. Any message sent by the tool is ignored.
24.3
With 32-deep message queues, throughput numbers were calculated for the following benchmark codes
[assuming full port mode]:
For reduced port mode, the data trace feature should not be used, or used sparingly, so as not to cause queue
overruns.
24.4
The READI module implements messaging via the auxiliary port according to the IEEE-ISTO 5001 -
1999. Messaging will be implemented via transfer codes (TCODEs) on the auxiliary port. The TCODE
number for the message identifies the transfer format (the number and/or size of packets to be transferred)
and the purpose of each packet.
Public messages outlined in
24-4
Program trace and/or data trace are enabled
Read/write access is attempted (can be to any address location)
RCPU development access is enabled.
For an example benchmark which had 10.9% direct branches, 2.5% indirect branches, 10.4% data
writes, and 19.3% data reads, approximately 20% of total data trace accesses will be traced.
For another example benchmark which had 9.8% direct branches, 2.8% indirect branches, 6.6%
data writes, and 18.3% data reads, approximately 27% of total data trace accesses will be traced.
Parametrics
Messages
Security
Normal
Disabled
The queue is only 16 messages deep on revisions prior to Rev. D of the
MPC561 and is 16 deep in Rev. B and earlier versions of the MPC563.
Table 24-1
MPC561/MPC563 Reference Manual, Rev. 1.2
are supported by READI.
NOTE
Freescale Semiconductor

Related parts for MPC562MZP56