MPC562MZP56 Freescale Semiconductor, MPC562MZP56 Datasheet - Page 990

IC MPU 32BIT 56MHZ PPC 388-PBGA

MPC562MZP56

Manufacturer Part Number
MPC562MZP56
Description
IC MPU 32BIT 56MHZ PPC 388-PBGA
Manufacturer
Freescale Semiconductor
Series
MPC5xxr
Datasheet

Specifications of MPC562MZP56

Core Processor
PowerPC
Core Size
32-Bit
Speed
56MHz
Connectivity
CAN, EBI/EMI, SCI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
64
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 2.7 V
Data Converters
A/D 32x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
388-BGA
Processor Series
MPC5xx
Core
PowerPC
Data Bus Width
32 bit
Data Ram Size
8 KB
Interface Type
SCI, SPI, UART
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
56
Number Of Timers
22
Operating Supply Voltage
2.6 V to 5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
2 (10 bit, 32 Channel)
For Use With
MPC564EVB - KIT EVAL FOR MPC561/562/563/564
Lead Free Status / RoHS Status
Request inventory verification / Request inventory verification
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
No

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC562MZP56
Manufacturer:
FREESCAL
Quantity:
204
Part Number:
MPC562MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC562MZP56
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MPC562MZP56
Quantity:
1 500
Part Number:
MPC562MZP56R2
Manufacturer:
RFT
Quantity:
1 441
Part Number:
MPC562MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
READI Module
24.7.2
Figure 24-11
The signal interface is responsible for handshaking with the message queue and registers. It is also
responsible for requesting new messages from the message queue. A message is always requested from
the message queue if the message queue is not empty, the message buffer is available and a higher priority
message is not requesting to be transmitted. The rate at which data is removed from the queue depends on
the average message length, the number of MDO signals, and the MCKO clocking rate.
24.7.3
Message formatting is performed in the signal interface block. The following priority scheme is
implemented for messages sent to the signal output formatter block, with 1 being the highest priority and
5 being the lowest priority:
24-22
.
1. Invalid message
2. READI register access handshakes (device ready/download information)
3. Watchpoint messages
4. Read/write access message
5. RCPU development access message
Trace messages from Queue
RCPU Dev. Port message
R/W Access message
Functional Block Diagram
Message Priority
Watchpoint message
depicts the functional block diagram of the signal interface.
Auxiliary messages
Signal Interface
Control Unit
Figure 24-11. Functional Diagram of Signal Interface
MPC561/MPC563 Reference Manual, Rev. 1.2
MUX
Invalid Message
BUF
Output Formatter
Input Formatter
Data to READI
Registers
BUF
Freescale Semiconductor
MDO[7:0]
MDI[1:0]
Data
Control

Related parts for MPC562MZP56