ATMEGA16U2-MU Atmel, ATMEGA16U2-MU Datasheet - Page 86

no-image

ATMEGA16U2-MU

Manufacturer Part Number
ATMEGA16U2-MU
Description
MCU AVR 16K FLASH USB 32-VQFN
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheets

Specifications of ATMEGA16U2-MU

Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
SPI, UART/USART, USB
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
22
Program Memory Size
16KB (8K x 16)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
32-VQFN Exposed Pad, 32-HVQFN, 32-SQFN, 32-DHVQFN
Core
AVR8
Processor Series
ATMEGA16x
Data Bus Width
8 bit
Maximum Clock Frequency
16 MHz
Data Ram Size
1.25 KB
Data Rom Size
512 B
Number Of Programmable I/os
22
Number Of Timers
2
Mounting Style
SMD/SMT
Height
0.95 mm
Interface Type
SPI, UART
Length
5 mm
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2.7 V
Width
5 mm
For Use With
ATSTK600 - DEV KIT FOR AVR/AVR32ATSTK500 - PROGRAMMER AVR STARTER KIT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Data Converters
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA16U2-MU
Manufacturer:
RALINK
Quantity:
2 400
Company:
Part Number:
ATMEGA16U2-MU
Quantity:
250
13.2.3
13.2.4
13.2.5
13.2.6
7799D–AVR–11/10
EIMSK – External Interrupt Mask Register
EIFR – External Interrupt Flag Register
PCICR – Pin Change Interrupt Control Register
PCIFR – Pin Change Interrupt Flag Register
• Bits 7:0 – INT[7:0]: External Interrupt Request 7:0 Enable
When an INT[7:0] bit is written to one and the I-bit in the Status Register (SREG) is set (one), the
corresponding external pin interrupt is enabled. The Interrupt Sense Control bits in the External
Interrupt Control Registers – EICRA and EICRB – defines whether the external interrupt is acti-
vated on rising or falling edge or level sensed. Activity on any of these pins will trigger an
interrupt request even if the pin is enabled as an output. This provides a way of generating a
software interrupt.
• Bits 7:0 – INTF[7:0]: External Interrupt Flags 7:0
When an edge or logic change on the INT[7:0] pin triggers an interrupt request, INTF[7:0]
becomes set (one). If the I-bit in SREG and the corresponding interrupt enable bit, INT[7:0] in
EIMSK, are set (one), the MCU will jump to the interrupt vector. The flag is cleared when the
interrupt routine is executed. Alternatively, the flag can be cleared by writing a logical one to it.
These flags are always cleared when INT[7:0] are configured as level interrupt. Note that when
entering sleep mode with the INT[3:0] interrupts disabled, the input buffers on these pins will be
disabled. This may cause a logic change in internal signals which will set the INTF[3:0] flags.
See
• Bit 1:0 – PCIE[1:0]: Pin Change Interrupt Enable 1:0
When the PCIE1/0 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), Pin
Change interrupt 1/0 is enabled. Any change on any enabled PCINT[12:8]/[7:0] pin will cause an
interrupt. The corresponding interrupt of Pin Change Interrupt Request is executed from the
PCI1/0 Interrupt Vector. PCINT[12:8]/[7:0] pins are enabled individually by the PCMSK1/0
Register.
Bit
0x1D (0x3D)
Read/Write
Initial Value
Bit
0x1C (0x3C)
Read/Write
Initial Value
Bit
(0x68)
Read/Write
Initial Value
Bit
0x1B (0x3B)
Read/Write
Initial Value
“Digital Input Enable and Sleep Modes” on page 71
INTF7
INT7
R/W
R/W
7
0
7
0
R
R
7
0
7
0
-
-
INTF6
INT6
R/W
R/W
6
0
6
0
R
R
6
0
6
0
-
-
INTF5
INT5
R/W
R/W
5
0
5
0
R
R
5
0
5
0
INTF4
INT4
R/W
R/W
4
0
4
0
R
R
4
0
4
0
ATmega8U2/16U2/32U2
INTF3
INT3
R/W
R/W
3
0
3
0
R
R
3
0
3
0
for more information.
INTF2
INT2
R/W
R/W
2
0
2
0
R
R
2
0
2
0
INTF1
INT1
PCIE1
R/W
R/W
PCIF1
R/W
R/W
1
0
1
0
1
0
1
0
INTF0
IINT0
R/W
R/W
PCIE0
PCIF0
R/W
R/W
0
0
0
0
0
0
0
0
EIMSK
EIFR
PCICR
PCIFR
86

Related parts for ATMEGA16U2-MU