EP9312-IB Cirrus Logic Inc, EP9312-IB Datasheet - Page 408
EP9312-IB
Manufacturer Part Number
EP9312-IB
Description
IC ARM920T MCU 200MHZ 352-PBGA
Manufacturer
Cirrus Logic Inc
Series
EP9r
Datasheets
1.EP9307-CRZ.pdf
(824 pages)
2.EP9312-IBZ.pdf
(4 pages)
3.EP9312-CB.pdf
(62 pages)
4.EP9312-CB.pdf
(17 pages)
Specifications of EP9312-IB
Core Processor
ARM9
Core Size
16/32-Bit
Speed
200MHz
Connectivity
EBI/EMI, EIDE, Ethernet, I²C, IrDA, Keypad/Touchscreen, SPI, UART/USART, USB
Peripherals
AC'97, DMA, I²:S, LCD, LED, MaverickKey, POR, PWM, WDT
Number Of I /o
16
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 3.6 V
Data Converters
A/D 8x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
352-BGA
Processor Series
EP93xx
Core
ARM920T
Data Bus Width
32 bit
3rd Party Development Tools
MDK-ARM, RL-ARM, ULINK2
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
No
Other names
598-1259
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP9312-IBZ
Manufacturer:
CIRRUS
Quantity:
30
Company:
Part Number:
EP9312-IBZ
Manufacturer:
HITTITE
Quantity:
1 200
- EP9307-CRZ PDF datasheet
- EP9312-IBZ PDF datasheet #2
- EP9312-CB PDF datasheet #3
- EP9312-CB PDF datasheet #4
- Current page: 408 of 824
- Download datasheet (13Mb)
10
10-14
DMA Controller
EP93xx User’s Guide
The DMA Controller initiates memory-to-memory transfers in the receive direction (that is,
from memory/peripheral to DMA) under the following circumstances:
The DMA Controller initiates memory-to-memory transfers in the transmit direction (that is,
from DMA to memory/external bus) under the following circumstances:
• A channel has been triggered by software, that is, setting the START bit to “1”. Setting
• A channel receives a transfer request from SSP or IDE or an external device without
• A channel receives a request from an external device and the transfer mode is set to be
• When the current transfer terminates the DMA will check if the BCR register for the
the START bit causes the channel to begin requesting the bus, and when granted
ownership it will start transferring data immediately. The DMA controller drives the
SAR_BASEx value onto the internal AHB address bus. If CONTROL.SCT is not set, the
SAR_BASEx increments by the appropriate number of bytes upon a successful read
cycle. The DMA initiates the write portion of the transfer when the appropriate number of
read cycles is completed, that is, either when the 16-byte data bay has been filled, or
when it contains the number of bytes (less than 16) that remain to be transferred, or
when it contains sufficient data for an unaligned byte/word access (dependant on the
next address access).
handshaking signals (that is, CONTROL.NO_HDSK = “1”), and the transfer mode is set
to be either memory-to-external bus mode or external device-to-memory mode (that is,
CONTROL.TM = “01”/“10” respectively). The DMA drives the SAR_BASEx value onto
the address bus and requests a transfer size equal to the programmed peripheral width.
In the case of CONTROL.TM = “10” where the external device (which is the source for
the data) is FIFO-based, it is up to software to program the SAH bit correctly (Source
Address Hold), so that on successive transfers from the peripheral, the
SAR_CURRENTx value will not increment, thus reflecting the FIFO-nature of the
peripheral.
either memory-to-external device mode or external device-to-memory mode (that is,
CONTROL.TM = “01” or “10” respectively). The DMA drives the SAR_BASEx value onto
the address bus and requests a transfer size equal to the programmed peripheral width.
In the case of CONTROL.TM = “10” where the external device (which is the source for
the data) is FIFO-based, it is up to software to program the SAH bit correctly (Source
Address Hold), so that on successive transfers from the peripheral, the
SAR_CURRENTx value will not increment, thus reflecting the FIFO-nature of the
peripheral.
“other” buffer (of the double-buffer set) has been programmed. If BCR is non-zero and
CONTROL.TM = “00”, that is, software trigger mode, then the DMA will proceed
immediately to request the AHB bus and begin a transfer from memory to DMA using
the other buffer descriptor. Software does not need to reprogram the START bit, it is
enough to have the second buffer descriptor set up while the first buffer transfer is in
progress. In the case where TM is such that external-device mode is set up, then
rollover to the other buffer will also occur if the current transfer terminates, but the DMA
will wait until it receives a DREQ from the external peripheral before initiating a transfer.
Copyright 2007 Cirrus Logic
DS785UM1
Related parts for EP9312-IB
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC ARM920T MCU 200MHZ 352-PBGA
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
IC ARM9 SOC UNIVERSAL 352PBGA
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
System-on-Chip Processor
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
IC ARM920T MCU 200MHZ 352-PBGA
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
IC ARM920T MCU 200MHZ 352-PBGA
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
IC ARM920T MCU 166MHZ 208-LQFP
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
IC ARM920T MCU 166MHZ 208-LQFP
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
High-efficiency PFC + Fluorescent Lamp Driver Reference Design
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
Part Number:
Description:
Ref Bd For Speakerbar MSA & DSP Products
Manufacturer:
Cirrus Logic Inc