ST72F63BK4M1 STMicroelectronics, ST72F63BK4M1 Datasheet - Page 51
![IC MCU 8BIT LS 16K 34-SOIC](/photos/12/15/121510/497-34-soic_series_sml.jpg)
ST72F63BK4M1
Manufacturer Part Number
ST72F63BK4M1
Description
IC MCU 8BIT LS 16K 34-SOIC
Manufacturer
STMicroelectronics
Series
ST7r
Datasheet
1.ST72F63BD6U1TR.pdf
(186 pages)
Specifications of ST72F63BK4M1
Core Processor
ST7
Core Size
8-Bit
Speed
8MHz
Connectivity
I²C, SCI, USB
Peripherals
DMA, LVD, POR, PWM, WDT
Number Of I /o
19
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
4 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
0°C ~ 70°C
Package / Case
34-SOIC (7.5mm Width)
Processor Series
ST72F6x
Core
ST7
Data Bus Width
8 bit
Data Ram Size
512 B
Interface Type
I2C, SCI, USB
Maximum Clock Frequency
8 MHz
Number Of Programmable I/os
27
Number Of Timers
2 x 16 bit
Operating Supply Voltage
4 V to 5.5 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Development Tools By Supplier
ST7MDTU3-EPB/US, ST72F63B-SK/RAIS, ST7MDTU3-EMU3, STX-RLINK
Minimum Operating Temperature
0 C
On-chip Adc
8 bit
For Use With
497-5521 - EVAL BOARD LOW SPEED USB
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Details
Other names
497-2115-5
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST72F63BK4M1
Manufacturer:
ST
Quantity:
20 000
ST7263Bxx
Note:
Data Direction register (PxDDR)
Address
Reset value
For Port C, unused bits (7-3) are not accessible
Table 16.
00
01
02
03
04
05
06
07
Address
.
.
(Hex.)
DD7
Port A Data Direction register (PADDR): 0001h
Port B Data Direction register (PBDDR): 0003h
Port C Data Direction register (PCDDR): 0005h
Port D Data Direction register (PDDDR): 0007h
Port A: 0000 0000 (00h)
Port B: 0000 0000 (00h)
Port C: 1111 x000 (FXh)
Port D: 0000 0000 (00h)
D7
7
7
[7:0]D D[7:0] Data Direction register 8 bits.
PADR
PADDR
PBDR
PBDDR
PCDR
PCDDR
PDDR
PDDDR
[7:0] D[7:0] Data register 8 bits.
Register
I/O ports register map
Label
DD6
The DDR register gives the input/output direction configuration of the pins. Each bit
is set and cleared by software.
0: input mode
1: output mode
D6
MSB
MSB
MSB
MSB
MSB
MSB
MSB
MSB
7
DD5
D5
Doc ID 7516 Rev 8
6
DD4
D4
Read/write
Read/write
5
DD3
4
D3
3
DD2
D2
2
DD1
D1
1
I/O ports
DD0
D0
LSB
LSB
LSB
LSB
LSB
LSB
LSB
LSB
0
0
51/186
0