R5F21324CNSP#U0 Renesas Electronics America, R5F21324CNSP#U0 Datasheet - Page 515

MCU 1KB FLASH 16K ROM 20-LSSOP

R5F21324CNSP#U0

Manufacturer Part Number
R5F21324CNSP#U0
Description
MCU 1KB FLASH 16K ROM 20-LSSOP
Manufacturer
Renesas Electronics America
Series
R8C/3x/32Cr
Datasheet

Specifications of R5F21324CNSP#U0

Core Processor
R8C
Core Size
16/32-Bit
Speed
20MHz
Connectivity
I²C, LIN, SIO, SSU, UART/USART
Peripherals
POR, PWM, Voltage Detect, WDT
Number Of I /o
15
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Ram Size
1.5K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
20-LSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
R8C/32C Group
REJ09B0573-0100 Rev.1.00 Dec. 18, 2009
Page 486 of 573
FMR22 Bit (Interrupt Request Suspend-Request Enable Bit)
FMR27 Bit (Low-Current-Consumption Read Mode Enable Bit)
When the FMR 22 bit is set to 1 (erase-suspend request enabled by interrupt request), the FMR21 bit is
automatically set to 1 (erase-suspend request) at the time an interrupt request is generated during auto-erasure.
Set the FMR22 bit to 1 when using erase-suspend while rewriting the user ROM area in EW1 mode.
When the FMR 27 bit is set to 1 (low-current-consumption read mode enabled) in low-speed clock mode (XIN
clock stopped) or low-speed on-chip oscillator mode (XIN clock stopped), power consumption when reading
the flash memory can be reduced. Refer to 30.2.11 Low-Current-Consumption Read Mode for details.
Low-current-consumption read mode can be used when the CPU clock is set to either of the following:
However, do not use low-current-consumption read mode when the frequency of the selected CPU clock is
3 kHz or below. After setting the divide ratio of the CPU clock, set the FMR27 bit to 1.
Enter wait mode or stop mode after setting the FMR27 bit to 0 (low-current-consumption read mode disabled).
Do not enter wait mode or stop mode while the FMR27 bit is 1 (low-current-consumption read mode enabled).
When the FMR27 bit is set to 1 (low-current-consumption read mode enabled), do not execute the program,
block erase, or lock bit program command. To change the FMSTP bit from 1 (flash memory stops) to 0 (flash
memory operates), make the setting when the FMR27 bit is set to 0 (low-current-consumption read mode
disabled).
The CPU clock is set to the low-speed on-chip oscillator clock divided by 4, 8, or 16.
The CPU clock is set to the XCIN clock divided by 1 (no division), 2, 4, or 8.
29. Flash Memory

Related parts for R5F21324CNSP#U0