R5F21324CNSP#U0 Renesas Electronics America, R5F21324CNSP#U0 Datasheet - Page 572

• Manufacturer Part Number: R5F21324CNSP#U0
• Description: MCU 1KB FLASH 16K ROM 20-LSSOP
• Manufacturer: Renesas Electronics America
• Series: R8C/3x/32Cr

Specifications of R5F21324CNSP#U0

• Core Processor: R8C
• Core Size: 16/32-Bit
• Speed: 20MHz
• Connectivity: I²C, LIN, SIO, SSU, UART/USART
• Peripherals: POR, PWM, Voltage Detect, WDT
• Number Of I /o: 15
• Program Memory Size: 16KB (16K x 8)
• Program Memory Type: FLASH
• Ram Size: 1.5K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 4x10b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 20-LSSOP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

R8C/32C Group
REJ09B0573-0100 Rev.1.00 Dec. 18, 2009
Page 543 of 573
32. Usage Notes
32.1
32.1.1
32.1.2
To enter stop mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) and then the
CM10 bit in the CM1 register to 1 (stop mode). An instruction queue pre-reads 4 bytes from the instruction
which sets the CM10 bit to 1 (stop mode) and the program stops.
Insert at least four NOP instructions following the JMP.B instruction after the instruction which sets the CM10
bit to 1.
• Program example to enter stop mode
To enter wait mode by setting the CM30 bit to 1, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite
mode disabled) before setting the CM30 bit to 1.
To enter wait mode with the WAIT instruction, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode
disabled) and then execute the WAIT instruction. An instruction queue pre-reads 4 bytes from the instruction to
set the CM30 bit to 1 (MCU enters wait mode) or the WAIT instruction, and then the program stops. Insert at
least four NOP instructions after the instruction to set the CM30 bit to 1 (MCU enters wait mode) or the WAIT
instruction.
• Program example to execute the WAIT instruction
• Program example to execute the instruction to set the CM30 bit to 1
Notes on Clock Generation Circuit
Stop Mode
Wait Mode
LABEL_001:
BCLR
BCLR
BSET
FSET
BSET
JMP.B
NOP
NOP
NOP
NOP
BCLR
BCLR
FSET
WAIT
NOP
NOP
NOP
NOP
BCLR
BCLR
BSET
FCLR
BSET
NOP
NOP
NOP
NOP
BCLR
FSET
1,FMR0
7,FMR2
0,PRCR
I
0,CM1
LABEL_001
1,FMR0
7,FMR2
I
1, FMR0
7,FMR2
0, PRCR
I
0, CM3
0, PRCR
I
; CPU rewrite mode disabled
; Low-current-consumption read mode disabled
; Writing to CM1 register enabled
; Interrupt enabled
; Stop mode
; CPU rewrite mode disabled
; Low-current-consumption read mode disabled
; Interrupt enabled
; Wait mode
; CPU rewrite mode disabled
; Low-current-consumption read mode disabled
; Writing to CM3 register enabled
; Interrupt disabled
; Wait mode
; Writing to CM1 register disabled
; Interrupt enabled
32. Usage Notes