R5F21334CNFP#U0 Renesas Electronics America, R5F21334CNFP#U0 Datasheet - Page 426

MCU 1KB FLASH 16K ROM 32-LQFP

R5F21334CNFP#U0

Manufacturer Part Number
R5F21334CNFP#U0
Description
MCU 1KB FLASH 16K ROM 32-LQFP
Manufacturer
Renesas Electronics America
Series
R8C/3x/33Cr
Datasheet

Specifications of R5F21334CNFP#U0

Core Processor
R8C
Core Size
16/32-Bit
Speed
20MHz
Connectivity
I²C, LIN, SIO, SSU, UART/USART
Peripherals
POR, PWM, Voltage Detect, WDT
Number Of I /o
27
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Ram Size
1.5K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 12x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
32-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
R5F21334CNFP#U0
Manufacturer:
Renesas Electronics America
Quantity:
135
Company:
Part Number:
R5F21334CNFP#U0R5F21334CNFP#V2
Manufacturer:
RENESAS
Quantity:
5 600
Company:
Part Number:
R5F21334CNFP#U0R5F21334CNFP#V2
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
R5F21334CNFP#U0R5F21334CNFP#X6
Manufacturer:
Renesas Electronics America
Quantity:
10 000
R8C/33C Group
REJ09B0570-0100 Rev.1.00 Dec. 14, 2009
Page 396 of 589
Figure 24.10
24.5.1
Figure 24.10 shows Initialization in 4-Wire Bus Communication Mode. Before the data transit/receive
operation, set the TE bit in the SSER register to 0 (transmit disabled), the RE bit in the SSER register to 0
(receive disabled), and initialize the synchronous serial communication unit.
To change the communication mode or format, set the TE bit to 0 and the RE bit to 0 before making the change.
Setting the RE bit to 0 does not change the settings of flags RDRF and ORER or the contents of the SSRDR
register.
(1)
(2)
Initialization in 4-Wire Bus Communication Mode
Note:
Initialization in 4-Wire Bus Communication Mode
SSER register
1. Write 0 after reading 1 to set the ORER bit to 0.
SSMR register
SSCRH register
SSMR2 register
SSSR register
SSMR2 register
SSCRH register
SSER register
Set bits CPHS and CPOS
MLS bits ← 0
RE bit ← 1 (receive)
TE bit ← 1 (transmit)
Set bits RIE, TEIE, and TIE
Start
Set bits CKS0 to CKS2
Set RSSTP bit
End
SCKS bit ← 1
Set bits SOOS, CSS0 to
CSS1, and BIDE
ORER bit ← 0
SSUMS bit ← 1
RE bit ← 0
TE bit ← 0
Set MSS bit
(1)
24. Synchronous Serial Communication Unit (SSU)
(2) Set the BIDE bit to 1 in bidirectional mode and
(1) The MLS bit is set to 0 for MSB-first transfer.
set the I/O of the SCS pin by bits CSS0 and
CSS1.
The clock polarity and phase are set by bits
CPHS and CPOS.

Related parts for R5F21334CNFP#U0