MC9S12XEQ512CAL Freescale Semiconductor, MC9S12XEQ512CAL Datasheet - Page 293

no-image

MC9S12XEQ512CAL

Manufacturer Part Number
MC9S12XEQ512CAL
Description
MCU 16BIT 512K FLASH 112-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS12r
Datasheet

Specifications of MC9S12XEQ512CAL

Core Processor
HCS12X
Core Size
16-Bit
Speed
50MHz
Connectivity
CAN, EBI/EMI, I²C, IrDA, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
91
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.72 V ~ 5.5 V
Data Converters
A/D 16x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
112-LQFP
No. Of I/o's
91
Eeprom Memory Size
4KB
Ram Memory Size
32KB
Cpu Speed
50MHz
No. Of Timers
3
No. Of Pwm Channels
8
Digital Ic Case Style
LQFP
Rohs Compliant
Yes
Processor Series
S12XE
Core
HCS12
Data Bus Width
16 bit
Data Ram Size
32 KB
Interface Type
CAN, SCI, SPI
Maximum Clock Frequency
50 MHz
Number Of Programmable I/os
91
Number Of Timers
25
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWHCS12
Development Tools By Supplier
KIT33812ECUEVME, EVB9S12XEP100, DEMO9S12XEP100
Minimum Operating Temperature
- 40 C
On-chip Adc
12 bit, 16 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12XEQ512CAL
Manufacturer:
FOCALTECH
Quantity:
1 100
Part Number:
MC9S12XEQ512CAL
Manufacturer:
FREESCALE
Quantity:
2 400
Part Number:
MC9S12XEQ512CAL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12XEQ512CAL
Manufacturer:
FREESCALE
Quantity:
2 400
1. If enabled, ACK will occur when data is ready for transmission for all BDM READ commands and will occur after the write is
2. When the firmware command READ_NEXT or WRITE_NEXT is used to access the BDM address space the BDM resources
3. System stop disables the ACK function and ignored commands will not have an ACK-pulse (e.g., CPU in stop or wait mode).
7.4.5
Hardware and firmware BDM commands start with an 8-bit opcode followed by a 16-bit address and/or a
16-bit data word depending on the command. All the read commands return 16 bits of data despite the byte
or word implication in the command name.
Freescale Semiconductor
READ_NEXT
READ_PC
READ_D
READ_X
READ_Y
READ_SP
WRITE_NEXT
WRITE_PC
WRITE_D
WRITE_X
WRITE_Y
WRITE_SP
GO
GO_UNTIL
TRACE1
TAGGO -> GO
Because of an order from the United States International Trade Commission, BGA-packaged product lines and partnumbers
complete for all BDM WRITE commands.
are accessed rather than user code. Writing BDM firmware is not possible.
The GO_UNTIL command will not get an Acknowledge if CPU executes the wait or stop instruction before the “UNTIL”
condition (BDM active again) is reached (see
indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010
Command
(3)
(2)
BDM Command Structure
(1)
8-bit reads return 16-bits of data, of which, only one byte will contain valid
data. If reading an even address, the valid data will appear in the MSB. If
reading an odd address, the valid data will appear in the LSB.
16-bit misaligned reads and writes are generally not allowed. If attempted
by BDM hardware command, the BDM will ignore the least significant bit
of the address and will assume an even address from the remaining bits.
Opcode
(hex)
0C
62
63
64
65
66
67
42
43
44
45
46
47
08
10
18
16-bit data out Increment X index register by 2 (X = X + 2), then read word X points to.
16-bit data out Read program counter.
16-bit data out Read D accumulator.
16-bit data out Read X index register.
16-bit data out Read Y index register.
16-bit data out Read stack pointer.
16-bit data in
16-bit data in
16-bit data in
16-bit data in
16-bit data in
16-bit data in
none
none
none
none
Data
MC9S12XE-Family Reference Manual Rev. 1.23
Table 7-7. Firmware Commands
Section 7.4.7, “Serial Interface Hardware Handshake Protocol”
Increment X index register by 2 (X = X + 2), then write word to location
pointed to by X.
Write program counter.
Write D accumulator.
Write X index register.
Write Y index register.
Write stack pointer.
Go to user program. If enabled, ACK will occur when leaving active
background mode.
Go to user program. If enabled, ACK will occur upon returning to active
background mode.
Execute one user instruction then return to active BDM. If enabled,
ACK will occur upon returning to active background mode.
(Previous enable tagging and go to user program.)
This command will be deprecated and should not be used anymore.
Opcode will be executed as a GO command.
Chapter 7 Background Debug Module (S12XBDMV2)
Description
last Note).
293

Related parts for MC9S12XEQ512CAL