HD64F3644H Renesas Electronics America, HD64F3644H Datasheet - Page 100

IC H8 MCU FLASH 32K 64-QFP

HD64F3644H

Manufacturer Part Number
HD64F3644H
Description
IC H8 MCU FLASH 32K 64-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300Lr
Datasheet

Specifications of HD64F3644H

Core Processor
H8/300L
Core Size
8-Bit
Speed
8MHz
Connectivity
SCI
Peripherals
PWM, WDT
Number Of I /o
53
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
64-QFP
Package
64PQFP
Family Name
H8
Maximum Speed
8 MHz
Operating Supply Voltage
3.3|5 V
Data Bus Width
8 Bit
Number Of Programmable I/os
45
Interface Type
SCI
On-chip Adc
8-chx8-bit
Number Of Timers
4
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3644H
Manufacturer:
HITACHI
Quantity:
490
Part Number:
HD64F3644H
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3644H
Manufacturer:
HD
Quantity:
20 000
Company:
Part Number:
HD64F3644H
Quantity:
27
Part Number:
HD64F3644HV
Manufacturer:
Renesas
Quantity:
600
Part Number:
HD64F3644HV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3644HV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD64F3644HV/H83644
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 3 Exception Handling
3.4
3.4.1
When word data is accessed in the H8/3644 Group, the least significant bit of the address is
regarded as 0. Access to the stack always takes place in word size, so the stack pointer (SP: R7)
should never indicate an odd address. Use PUSH Rn (MOV.W Rn, @–SP) or POP Rn (MOV.W
@SP+, Rn) to save or restore register values.
Setting an odd address in SP may cause a program to crash. An example is shown in figure 3.6.
When CCR contents are saved to the stack during interrupt exception handling or restored when
RTE is executed, this also takes place in word size. Both the upper and lower bytes of word data
are saved to the stack; on return, the even address contents are restored to CCR while the odd
address contents are ignored.
Rev. 6.00 Sep 12, 2006 page 78 of 526
REJ09B0326-0600
Legend:
PC
PC
R1L:
SP:
H
L
:
:
SP
Upper byte of program counter
Lower byte of program counter
General register R1L
Stack pointer
Application Notes
Notes on Stack Area Use
SP set to H'FEFF
Figure 3.6 Operation when Odd Address Is Set in SP
BSR instruction
SP
Stack accessed beyond SP
PC
PC
H
L
MOV. B R1L, @–R7
SP
Contents of PC are lost
PC
R1L
L
H
H'FEFC
H'FEFD
H'FEFF

Related parts for HD64F3644H