HD64F3644H Renesas Electronics America, HD64F3644H Datasheet - Page 120

IC H8 MCU FLASH 32K 64-QFP

HD64F3644H

Manufacturer Part Number
HD64F3644H
Description
IC H8 MCU FLASH 32K 64-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300Lr
Datasheet

Specifications of HD64F3644H

Core Processor
H8/300L
Core Size
8-Bit
Speed
8MHz
Connectivity
SCI
Peripherals
PWM, WDT
Number Of I /o
53
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
64-QFP
Package
64PQFP
Family Name
H8
Maximum Speed
8 MHz
Operating Supply Voltage
3.3|5 V
Data Bus Width
8 Bit
Number Of Programmable I/os
45
Interface Type
SCI
On-chip Adc
8-chx8-bit
Number Of Timers
4
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3644H
Manufacturer:
HITACHI
Quantity:
490
Part Number:
HD64F3644H
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3644H
Manufacturer:
HD
Quantity:
20 000
Company:
Part Number:
HD64F3644H
Quantity:
27
Part Number:
HD64F3644HV
Manufacturer:
Renesas
Quantity:
600
Part Number:
HD64F3644HV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3644HV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD64F3644HV/H83644
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 5 Power-Down Modes
5.5.2
Subsleep mode is cleared by an interrupt (timer A, IRQ
RES pin.
5.6
5.6.1
Subactive mode is entered from watch mode if a timer A or IRQ
LSON bit in SYSCR1 is set to 1. From subsleep mode, subactive mode is entered if a timer A,
IRQ
place if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable
register.
5.6.2
Subactive mode is cleared by a SLEEP instruction or by input at the RES pin.
Rev. 6.00 Sep 12, 2006 page 98 of 526
REJ09B0326-0600
Clearing by interrupt
When an interrupt is requested, subsleep mode is cleared and interrupt exception handling
starts. Subsleep mode is not cleared if the I bit of CCR is set to 1 or the particular interrupt is
disabled in the interrupt enable register.
Clearing by RES input
Clearing by RES pin is the same as for standby mode; see section 5.3.2, Clearing Standby
Mode.
Clearing by SLEEP instruction
If a SLEEP instruction is executed while the SSBY bit in SYSCR1 is set to 1 and TMA3 bit in
TMA is set to 1, subactive mode is cleared and watch mode is entered. If a SLEEP instruction
is executed while SSBY = 0 and LSON = 1 in SYSCR1 and TMA3 = 1 in TMA, subsleep
mode is entered. Direct transfer to active mode is also possible; see section 5.8, Direct
Transfer, below.
Clearing by RES pin
Clearing by RES pin is the same as for standby mode; see section 5.3.2, Clearing Standby
Mode.
3
to IRQ
Clearing Subsleep Mode
Transition to Subactive Mode
Clearing Subactive Mode
Subactive Mode
0
, or INT
7
to INT
0
interrupt is requested. A transition to subactive mode does not take
3
to IRQ
0
0
, INT
interrupt is requested while the
7
to INT
0
) or by input at the

Related parts for HD64F3644H