HD64F3644H Renesas Electronics America, HD64F3644H Datasheet - Page 139

IC H8 MCU FLASH 32K 64-QFP

HD64F3644H

Manufacturer Part Number
HD64F3644H
Description
IC H8 MCU FLASH 32K 64-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300Lr
Datasheet

Specifications of HD64F3644H

Core Processor
H8/300L
Core Size
8-Bit
Speed
8MHz
Connectivity
SCI
Peripherals
PWM, WDT
Number Of I /o
53
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
64-QFP
Package
64PQFP
Family Name
H8
Maximum Speed
8 MHz
Operating Supply Voltage
3.3|5 V
Data Bus Width
8 Bit
Number Of Programmable I/os
45
Interface Type
SCI
On-chip Adc
8-chx8-bit
Number Of Timers
4
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3644H
Manufacturer:
HITACHI
Quantity:
490
Part Number:
HD64F3644H
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3644H
Manufacturer:
HD
Quantity:
20 000
Company:
Part Number:
HD64F3644H
Quantity:
27
Part Number:
HD64F3644HV
Manufacturer:
Renesas
Quantity:
600
Part Number:
HD64F3644HV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3644HV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD64F3644HV/H83644
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
6.5.2
EBR1 is an 8-bit register that specifies large flash-memory blocks for programming or erasure.
EBR1 is initialized to H'F0 upon reset, in sleep mode, subsleep mode, watch mode, and standby
mode, and when 12 V is not applied to FV
block is selected and can be programmed and erased. The erase block map is shown in figure 6.7,
and the correspondence between bits and erase blocks is shown in table 6.8.
Note:
Bits 7 to 4 Reserved: Bits 7 to 4 are reserved; they are always read as 1, and cannot be
modified.
Bits 3 to 0 Large Block 3 to 0 (LB3 to LB0): These bits select large blocks (LB3 to LB0) to be
programmed and erased.
Bits 3 to 0:
LB3 to LB0
0
1
Bit
Initial value
Read/Write
* Word access cannot be used on this register; byte access must be used. For
Erase Block Register 1 (EBR1)
information on access to this register, see note 11 in section 6.9, Flash Memory
Programming and Erasing Precautions. LB3 is invalid in the H8/3643F, and LB3 and
LB2 are invalid in the H8/3642AF.
Description
Block LB3 to LB0 is not selected
Block LB3 to LB0 is selected
7
1
1
6
1
5
PP
. When a bit in EBR1 is set to 1, the corresponding
4
1
Rev. 6.00 Sep 12, 2006 page 117 of 526
R/W *
LB3
3
0
R/W *
LB2
2
0
REJ09B0326-0600
R/W *
LB1
Section 6 ROM
1
0
(initial value)
R/W *
LB0
0
0

Related parts for HD64F3644H