HD64F3644H Renesas Electronics America, HD64F3644H Datasheet - Page 338

IC H8 MCU FLASH 32K 64-QFP

HD64F3644H

Manufacturer Part Number
HD64F3644H
Description
IC H8 MCU FLASH 32K 64-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300Lr
Datasheet

Specifications of HD64F3644H

Core Processor
H8/300L
Core Size
8-Bit
Speed
8MHz
Connectivity
SCI
Peripherals
PWM, WDT
Number Of I /o
53
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
64-QFP
Package
64PQFP
Family Name
H8
Maximum Speed
8 MHz
Operating Supply Voltage
3.3|5 V
Data Bus Width
8 Bit
Number Of Programmable I/os
45
Interface Type
SCI
On-chip Adc
8-chx8-bit
Number Of Timers
4
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3644H
Manufacturer:
HITACHI
Quantity:
490
Part Number:
HD64F3644H
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3644H
Manufacturer:
HD
Quantity:
20 000
Company:
Part Number:
HD64F3644H
Quantity:
27
Part Number:
HD64F3644HV
Manufacturer:
Renesas
Quantity:
600
Part Number:
HD64F3644HV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3644HV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD64F3644HV/H83644
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 10 Serial Communication Interface
Figure 10.10 shows an example of a flowchart for initializing SCI3.
Rev. 6.00 Sep 12, 2006 page 316 of 526
REJ09B0326-0600
1
2
3
4
and when transmitting
(TE = 1), set bit TXD
Clear bits TE and
MPIE as necessary,
RIE, TIE, TEIE, and
Set bit TE or RE to
Set data transfer
Set value in BRR
1 in SCR3, set bits
RE to 0 in SCR3
Has 1-bit period
Set bits CKE1
format in SMR
to 1 in PMR7
and CKE0
elapsed?
Start
End
Yes
Figure 10.10 Example of SCI3 Initialization Flowchart
Wait
No
1.
2.
3.
4. Wait for at least the interval required to
Set clock selection in SCR3. Be sure to
clear the other bits to 0. If clock output
is selected in asynchronous mode, the
clock is output immediately after setting
bits CKE1 and CKE0. If clock output is
selected for reception in synchronous
mode, the clock is output immediately
after bits CKE1, CKE0, and RE are
set to 1.
Set the data transfer format in the serial
mode register (SMR).
Write the value corresponding to the
transfer rate in BRR. This operation is
not necessary when an external clock
is selected.
transmit or receive one bit, then set TE or
RE in the serial control register (SCR3).
Setting RE enables the RxD pin to be
used,
and when transmitting, setting bit TXD in
PMR7 enables the TXD output pin to be
used.
Also set the RIE, TIE, TEIE, and MPIE bits
as necessary to enable interrupts. The
initial states are the mark transmit state
and the idle receive state (waiting for a
start bit).

Related parts for HD64F3644H