MC68HC711E9MFNE2 Freescale Semiconductor, MC68HC711E9MFNE2 Datasheet - Page 171

• Manufacturer Part Number: MC68HC711E9MFNE2
• Description: IC MCU 8BIT 512BYTES ROM 52-PLCC
• Manufacturer: Freescale Semiconductor
• Series: HC11r

Specifications of MC68HC711E9MFNE2

• Core Processor: HC11
• Core Size: 8-Bit
• Speed: 2MHz
• Connectivity: SCI, SPI
• Peripherals: POR, WDT
• Number Of I /o: 38
• Program Memory Size: 12KB (12K x 8)
• Program Memory Type: OTP
• Eeprom Size: 512 x 8
• Ram Size: 512 x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 8x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 52-PLCC
• Processor Series: HC711E
• Core: HC11
• Data Bus Width: 8 bit
• Data Ram Size: 512 B
• Interface Type: SCI, SPI
• Maximum Clock Frequency: 2 MHz
• Number Of Programmable I/os: 38
• Number Of Timers: 8
• Maximum Operating Temperature: + 125 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 8 bit
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

10.17 Serial Peripheral Interface Timing Characteristics
Freescale Semiconductor
1. V
2. Time to data active from high-impedance state
3. Assumes 200 pF load on SCK, MOSI, and MISO pins
Num
10
11
wise noted
1
2
3
4
5
6
7
8
9
DD
= 5.0 Vdc ±10%, V
Frequency of operation
E-clock period
Operating frequency
Cycle time
Enable lead time
Enable lag time
Clock (SCK) high time
Clock (SCK) low time
Data setup time (inputs)
Data hold time (inputs)
Slave access time
Disable time (hold time
Data valid
Data hold time (outputs)
E clock
Master
Slave
Master
Slave
Slave
Slave
Master
Slave
Master
Slave
Master
Slave
Master
Slave
CPHA = 0
CPHA = 1
to high-impedance state)
Slave
(after enable edge)
Characteristic
(3)
(after enable edge)
(2)
SS
(2)
= 0 Vdc, T
(1)
A
= T
M68HC11E Family Data Sheet, Rev. 5.1
L
to T
t
t
t
t
w(SCKH)m
Symbol
w(SCKL)m
w(SCKH)s
w(SCKL)s
t
H
t
t
CYC(m)
f
CYC(s)
t
t
lead(s)
f
t
t
t
, all timing is shown with respect to 20% V
op(m)
su(m)
lag(s)
t
op(s)
su(s)
CYC
h(m)
t
h(s)
t
f
t
dis
t
ho
o
a
v
t
t
t
t
CYC
CYC
CYC
CYC
f
Min
333
o
1/2
1/2
30
30
30
30
dc
dc
—
—
/32
2
1
1
1
0
0
0
–25
–25
–25
–25
Serial Peripheral Interface Timing Characteristics
E9
16 t
16 t
Max
f
3.0
32
40
40
50
50
—
o
—
—
—
—
—
—
—
—
—
—
f
o
/2
CYC
CYC
t
t
t
t
CYC
CYC
CYC
CYC
f
o
DD
Min
333
1/2
1/2
/128
dc
dc
30
30
30
30
—
—
2
1
1
1
0
0
0
–25
–25
–25
–25
and 70% V
E20
64 t
64 t
Max
DD
128
f
3.0
o
40
40
50
50
—
—
—
—
—
—
—
—
—
—
—
f
/2
o
CYC
CYC
, unless other-
MHz
Unit
MHz
t
t
t
CYC
CYC
CYC
ns
ns
ns
ns
ns
ns
ns
ns
ns
171