MC68HC711E9CFNE2 Freescale Semiconductor, MC68HC711E9CFNE2 Datasheet - Page 115

IC MCU 8BIT 512RAM 52-PLC

MC68HC711E9CFNE2

Manufacturer Part Number
MC68HC711E9CFNE2
Description
IC MCU 8BIT 512RAM 52-PLC
Manufacturer
Freescale Semiconductor
Series
HC11r
Datasheet

Specifications of MC68HC711E9CFNE2

Core Processor
HC11
Core Size
8-Bit
Speed
2MHz
Connectivity
SCI, SPI
Peripherals
POR, WDT
Number Of I /o
38
Program Memory Size
12KB (12K x 8)
Program Memory Type
OTP
Eeprom Size
512 x 8
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
52-PLCC
Processor Series
HC711E
Core
HC11
Data Bus Width
8 bit
Data Ram Size
512 B
Interface Type
SCI, SPI
Maximum Clock Frequency
2 MHz
Number Of Programmable I/os
38
Number Of Timers
8
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
8 bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC711E9CFNE2
Manufacturer:
TE
Quantity:
12 000
Part Number:
MC68HC711E9CFNE2
Manufacturer:
FREESCAL
Quantity:
5 530
Part Number:
MC68HC711E9CFNE2
Manufacturer:
FREESCALE
Quantity:
1 133
5.4.1 Central Processor Unit (CPU)
5.4.2 Memory Map
5.4.3 Timer
M68HC11E Family — Rev. 3.2
MOTOROLA
After reset, the central processor unit (CPU) fetches the restart vector
from the appropriate address during the first three cycles and begins
executing instructions. The stack pointer and other CPU registers are
indeterminate immediately after reset; however, the X and I interrupt
mask bits in the condition code register (CCR) are set to mask any
interrupt requests. Also, the S bit in the CCR is set to inhibit stop mode.
After reset, the INIT register is initialized to $01, mapping the RAM at $00
and the control registers at $1000.
For the MC68HC811E2, the CONFIG register resets to $FF. EEPROM
mapping bits (EE[3:0]) place the EEPROM at $F800. Refer to the
memory map diagram for MC68HC811E2 in
Modes and On-Chip
During reset, the timer system is initialized to a count of $0000. The
prescaler bits are cleared, and all output compare registers are initialized
to $FFFF. All input capture registers are indeterminate after reset. The
output compare 1 mask (OC1M) register is cleared so that successful
OC1 compares do not affect any I/O pins. The other four output
compares are configured so that they do not affect any I/O pins on
successful compares. All input capture edge-detector circuits are
configured for capture disabled operation. The timer overflow interrupt
flag and all eight timer function interrupt flags are cleared. All nine timer
interrupts are disabled because their mask bits have been cleared.
The I4/O5 bit in the PACTL register is cleared to configure the I4/O5
function as OC5; however, the OM5:OL5 control bits in the TCTL1
register are clear so OC5 does not control the PA3 pin.
Resets and Interrupts
Memory.
Section 4. Operating
Resets and Interrupts
Effects of Reset
Technical Data
115

Related parts for MC68HC711E9CFNE2