MC68HC711E9CFNE2 Freescale Semiconductor, MC68HC711E9CFNE2 Datasheet - Page 62

IC MCU 8BIT 512RAM 52-PLC

MC68HC711E9CFNE2

Manufacturer Part Number
MC68HC711E9CFNE2
Description
IC MCU 8BIT 512RAM 52-PLC
Manufacturer
Freescale Semiconductor
Series
HC11r
Datasheet

Specifications of MC68HC711E9CFNE2

Core Processor
HC11
Core Size
8-Bit
Speed
2MHz
Connectivity
SCI, SPI
Peripherals
POR, WDT
Number Of I /o
38
Program Memory Size
12KB (12K x 8)
Program Memory Type
OTP
Eeprom Size
512 x 8
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
52-PLCC
Processor Series
HC711E
Core
HC11
Data Bus Width
8 bit
Data Ram Size
512 B
Interface Type
SCI, SPI
Maximum Clock Frequency
2 MHz
Number Of Programmable I/os
38
Number Of Timers
8
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
8 bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC711E9CFNE2
Manufacturer:
TE
Quantity:
12 000
Part Number:
MC68HC711E9CFNE2
Manufacturer:
FREESCAL
Quantity:
5 530
Part Number:
MC68HC711E9CFNE2
Manufacturer:
FREESCALE
Quantity:
1 133
Central Processor Unit (CPU)
Technical Data
62
SBCA (opr)
SBCB (opr)
SUBA (opr)
SUBB (opr)
SUBD (opr)
Mnemonic
STAA (opr)
STAB (opr)
STX (opr)
STD (opr)
STS (opr)
STY (opr)
STOP
RTS
SBA
SEC
SEV
SWI
TAB
TAP
TBA
SEI
Subtract B from
Transfer A to B
Transfer B to A
Memory from
Memory from
Memory from
Subtract with
Subtract with
Set Overflow
Transfer A to
Carry from A
Carry from B
Set Interrupt
Accumulator
Accumulator
Accumulator
Stop Internal
CC Register
Return from
Store Stack
Store Index
Store Index
Subroutine
Operation
Register X
Register Y
Set Carry
Software
Subtract
Subtract
Subtract
Interrupt
Clocks
Pointer
Mask
Store
Store
Store
Flag
A
A
B
D
A
B
D
A
D – M : M + 1
SP
See Figure 3–2
See Figure 3–2
A – M – C
B – M – C
IX
IY
Description
A – M
B – M
A – B
A
M, B
A
B
1
1
A
B
1
M : M + 1
M : M + 1
M : M + 1
Table 3-2. Instruction Set (Sheet 6 of 7)
CCR
C
V
M
M
B
A
I
M + 1
A
A
B
A
B
D
A
A
A
A
A
B
B
B
B
B
A
A
A
A
B
B
B
B
A
A
A
A
A
A
A
A
A
A
Central Processor Unit (CPU)
Addressing
Mode
INH
INH
IMM
DIR
EXT
IND,X
IND,Y
IMM
DIR
EXT
IND,X
IND,Y
INH
INH
INH
DIR
EXT
IND,X
IND,Y
DIR
EXT
IND,X
IND,Y
DIR
EXT
IND,X
IND,Y
INH
DIR
EXT
IND,X
IND,Y
DIR
EXT
IND,X
IND,Y
DIR
EXT
IND,X
IND,Y
IMM
DIR
EXT
IND,X
IND,Y
IMM
DIR
EXT
IND,X
IND,Y
IMM
DIR
EXT
IND,X
IND,Y
INH
INH
INH
INH
18
18
18
18
18
18
CD
18
18
1A
18
18
18
18
Opcode
39
10
82
92
A2
A2
C2
D2
E2
E2
0D
0F
0B
97
B7
D7
F7
DD
FD
CF
9F
BF
DF
FF
DF
FF
EF
EF
80
90
A0
A0
C0
D0
E0
E0
83
93
A3
A3
3F
16
06
17
B2
F2
A7
A7
E7
E7
ED
ED
AF
AF
EF
EF
B0
F0
B3
Instruction
ii
dd
hh ll
ff
ff
ii
dd
hh ll
ff
ff
dd
hh ll
ff
ff
dd
hh ll
ff
ff
dd
hh ll
ff
ff
dd
hh ll
ff
ff
dd
hh ll
ff
ff
dd
hh ll
ff
ff
ii
dd
hh ll
ff
ff
ii
dd
hh ll
ff
ff
jj kk
dd
hh ll
ff
ff
Operand
Cycles
14
5
2
2
3
4
4
5
2
3
4
4
5
2
2
2
3
4
4
5
3
4
4
5
4
5
5
6
2
4
5
5
6
4
5
5
6
5
6
6
6
2
3
4
4
5
2
3
4
4
5
4
5
6
6
7
2
2
2
S
M68HC11E Family — Rev. 3.2
X
H
Condition Codes
1
1
I
N
MOTOROLA
Z
V
1
0
0
0
0
0
0
0
0
C
1

Related parts for MC68HC711E9CFNE2