HD64F2638F20J Renesas Electronics America, HD64F2638F20J Datasheet - Page 57

• Manufacturer Part Number: HD64F2638F20J
• Description: IC H8S MCU FLASH 256K 128-QFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2600r

Specifications of HD64F2638F20J

• Core Processor: H8S/2600
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: CAN, SCI, SmartCard
• Peripherals: Motor Control PWM, POR, PWM, WDT
• Number Of I /o: 72
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 128-QFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

H8S/2639, H8S/2638, H8S/2636,
H8S/2630, H8S/2635 Group
Figure 1-1 (b) shows an internal block diagram of the H8S/2638, H8S/2639, and H8S/2630.
REJ09B0103-0800 Rev. 8.00
May 28, 2010
Notes: 1. Subclock functions (subactive mode, subsleep mode, and watch mode) are available in the U-mask and W-mask versions.
PH0/PWM1A
PH1/PWM1B
PH2/PWM1C
PH3/PWM1D
PH4/PWM1E
PH5/PWM1F
PH6/PWM1G
PH7/PWM1H
PJ0/PWM2A
PJ1/PWM2B
PJ2/PWM2C
PJ3/PWM2D
PJ4/PWM2E
PJ5/PWM2F
PJ6/PWM2G
PJ7/PWM2H
PF7/ φ
PF6/ AS
PF5/ RD
PF4/ HWR
PF3/ LWR/ADTRG/IRQ3
PF0/IRQ2
Figure 1-1 (b) Internal Block Diagram of H8S/2638, H8S/2639, and H8S/2630
3. The FWE pin is for compatibility with the flash memory version.
2. These pins are used for the I
These functions cannot be used with the other versions.
See section 22A.7, Subclock Oscillator, for the method of fixing pins OSC1 and OSC2.
The H8S/2639 has no OSC1 and OSC2 pins.
The I
The FWE pin is a NC pin in the mask ROM versions.
In the mask ROM version, the FWE pin must be left open or be connected to Vss.
VCL
MD2
MD1
MD0
OSC2 *
OSC1 *
EXTAL
XTAL
PLLCAP
STBY
RES
NMI
FWE *
2
C bus interface is available as an option. The product equipped with the I
3
1
1
PLL
Port 1
2
C bus interface.
PC break controller
Interrupt controller
flash memory)
(mask ROM,
PPG
TPU
RAM
ROM
H8S/2600 CPU
Port D
Motor control PWM timer
HCAN × 2 channels
DTC
WDT × 2 channels
SCI × 3 channels
I
2
C bus interface
D/A converter
A/D converter
(option)
Port E
Port 4
2
C bus interface is the W-mask version.
PA3/A19/SCK2
PA2/A18/RxD2
PA1/A17/TxD2
PA0/A16
PB7/A15/TIOCB5
PB6/A14/TIOCA5
PB5/A13/TIOCB4
PB4/A12/TIOCA4
PB3 / A11/TIOCD3
PB2/A10/TIOCC3
PB1/A9/TIOCB3
PB0/A8/TIOCA3
PC7/A7
PC6/A6
PC5/A5
PC4/A4
PC3/A3
PC2/A2
PC1/A1
PC0/A0
P35 / SCK1/ SCL0 *
P34 / RxD1/SDA0 *
P33/TxD1/SCL1 *
P32 / SCK0/ SDA1 *
P31/RxD0
P30/TxD0
P93/AN11
P92/AN10
P91/AN9
P90/AN8
Section 1 Overview
2
2
2
2
/IRQ5
/IRQ4
Page 7 of 1458