SAK-TC1767-256F80HL AD Infineon Technologies, SAK-TC1767-256F80HL AD Datasheet
SAK-TC1767-256F80HL AD
Specifications of SAK-TC1767-256F80HL AD
Related parts for SAK-TC1767-256F80HL AD
SAK-TC1767-256F80HL AD Summary of contents
Page 1
TC1767 32-Bit Single-Chip Microcontroller Data Sheet V1.3 2009- ...
Page 2
... Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life ...
Page 3
TC1767 32-Bit Single-Chip Microcontroller Data Sheet V1.3 2009- ...
Page 4
... The method used for the specified thermal resistance values is included. Trademarks TriCore® trademark of Infineon Technologies AG. We Listen to Your Comments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. ...
Page 5
Table of Contents 1 Summary of Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 6
Functionality of GPTA0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 ...
Page 7
Package and Reliability . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 8
Summary of Features • High-performance 32-bit super-scalar TriCore V1.3.1 CPU with 4-stage pipeline – Superior real-time performance – Strong bit handling – Fully integrated DSP capabilities – Single precision Floating Point Unit (FPU) – 133 MHz operation at full ...
Page 9
ADC1) – Analog supply voltage range from 3 (single supply) – Performance for 12 bit resolution (@f • 4 different FADC input channels • Extreme fast conversion, 21 cycles of – ...
Page 10
... For the available ordering codes for the TC1767 please refer to the “Product Catalog Microcontrollers”, which summarizes all available microcontroller variants. This document describes the derivatives of the device.The derivatives and summarizes the differences. Table 1 TC1767 Derivative Synopsis Derivative SAK-TC1767-256F133HL SAK-TC1767-256F80HL Data Sheet Ambient Temperature Range - +125 ...
Page 11
Introduction This Data Sheet describes the Infineon TC1767, a 32-bit microcontroller DSP, based on the Infineon TriCore Architecture. 2.1 About this Document This document is designed to be read primarily by design engineers and software engineers who need a ...
Page 12
In chapters describing the kernels ...
Page 13
Reserved, Undefined, and Unimplemented Terminology In tables where register bit fields are defined, the following conventions are used to indicate undefined and unimplemented function. Furthermore, types of bits and bit fields are defined using the abbreviations as shown in ...
Page 14
Table 3 Access Terms Symbol Description U Access Mode: Access permitted in User Mode Reset Value: Value or bit is not changed by a reset operation. SV Access permitted in Supervisor Mode. R Read-only register. 32 Only ...
Page 15
CSA Context Save Area CSFR Core Special Function Register DAP Device Access Port DAS Device Access Server DCACHE Data Cache DFLASH Data Flash Memory DGPR Data General Purpose Register DMA Direct Memory Access DMI Data Memory Interface ERU External Request ...
Page 16
NC Non Connect NMI Non-Maskable Interrupt OCDS On-Chip Debug Support OVRAM Overlay Memory PCP Peripheral Control Processor PMU Program Memory Unit PLL Phase Locked Loop PFLASH Program Flash Memory PMI Program Memory Interface PMU Program Memory Unit PRAM PCP Parameter ...
Page 17
System Architecture of the TC1767 The TC1767 combines three powerful technologies within one silicon die, achieving new levels of power, speed, and economy for embedded applications: • Reduced Instruction Set Computing (RISC) processor architecture • Digital Signal Processing (DSP) ...
Page 18
TC1767 Block Diagram Figure 1 shows the block diagram of the TC1767. PMI 16 KB SPRAM 8 KB ICACHE (Configurable ) Local Memory Bus (LMB) PMU 2 MB PFlash 64 KB DFlash 8 KB OVRAM 16 KB BROM Interrupt ...
Page 19
System Features of the The TC1767 has the following features: Packages • PG-LQFP-176-5 package, 0.5 mm pitch Clock Frequencies • Maximum CPU clock frequency: 133 MHz • Maximum PCP clock frequency: 133 MHz • Maximum SPB clock frequency: 80 ...
Page 20
On Chip CPU Cores The TC1767 includes a high Performance CPU and a Peripheral Control Processor. . 2.2.3.1 High-performance 32-bit CPU This chapter gives an overview about the TriCore 1 architecture. TriCore (TC1.3.1) Architectural Highlights • Unified RISC MCU/DSP ...
Page 21
Kbyte Local Data RAM (LDRAM) – 0 Kbyte Data Cache (DACHE) • On-chip SRAMs with parity error detection 2.2.3.2 High-performance 32-bit Peripheral Control Processor The PCP is a flexible Peripheral Control Processor optimized for interrupt handling and thus ...
Page 22
Each SRN can be mapped to the CPU or PCP interrupt system • Flexible interrupt-prioritizing scheme with 255 interrupt priority levels per SRN to choose from 2.3.2 Direct Memory Access Controller The TC1767 includes a fast and flexible DMA ...
Page 23
System Timer The TC1767’s STM is designed for global system timing applications requiring both high precision and long range. Features • Free-running 56-bit counter • All 56 bits can be read synchronously • Different 32-bit portions of the 56-bit ...
Page 24
STM with the STM_CMP0 or STM_CMP1 registers. Figure 2 provides an overview on the STM module. It shows the options for reading parts of STM content. to DMA etc. STM IRQ0 Interrupt STM ...
Page 25
System Control Unit The following SCU introduction gives an overview about the TC1767 System Control Unit (SCU). 2.3.4.1 Clock Generation Unit The Clock Generation Unit (CGU) allows a very flexible clock generation for the TC1767. During user program execution ...
Page 26
Trigger sources that do not depend on a clock, such as the PORST. This trigger force the device into an asynchronous reset assertion independently of any clock. The activation of an asynchronous reset is asynchronous to the system clock, ...
Page 27
Program Memory Unit (PMU) The devices of the AudoF family contain at least one Program Memory Unit. This is named “PMU0”. Some devices contain additional PMUs which are named “PMU1”, … In the TC1767, the PMU0 contains the following ...
Page 28
Boot ROM The internal 16 Kbyte Boot ROM (BROM) is divided into two parts, used for: • firmware (Boot ROM), and • factory test routines (Test ROM). The different sections of the firmware in Boot ROM provide startup and ...
Page 29
Flash bank, whereas the Data Flash is built of two Flash banks, allowing the following combinations of concurrent Flash operations: • Read code or data from Program Flash, while one bank of Data Flash is busy with a ...
Page 30
Flash by the CPU, but may also be issued by the DMA controller (or OCDS). The Flash also features an advanced read/write protection architecture, including a read protection for the whole Flash array (optionally without Data Flash) ...
Page 31
For further operating conditions see data sheet section “Flash Memory Parameters”. Data Flash Features and Functions • 64 Kbyte on-chip Flash, configured in two independent Flash banks of equal size. • 64 bit read interface. • Erase/program one bank ...
Page 32
Summary of Features and Functions • 16 overlay ranges (“blocks”) configurable. • Support of 8 Kbyte embedded Overlay SRAM (OVRAM) in PMU. • Support 256 Kbyte overlay/calibration memory (EMEM) • Support overlay ...
Page 33
On-Chip Peripheral Units The TC1767 micro controller offers several versatile on-chip peripheral units such as serial controllers, timer units, and Analog-to-Digital converters. Several I/O lines on the TC1767 ports are reserved for these peripheral units to communicate with the ...
Page 34
Clock ASC Control Address Decoder EIR TBIR Interrupt TIR Control RIR To DMA Figure 5 General Block Diagram of the ASC Interface The ASC provides serial communication between the TC1767 and other microcontrollers, microprocessors, or external peripherals. The ASC ...
Page 35
Features • Full-duplex asynchronous operating modes – 8-bit or 9-bit data frames, LSB first – Parity-bit generation/checking – One or two stop bits – Baud rate from 5.0 Mbit/s to 1.19 bit MHz module clock) – Multiprocessor mode ...
Page 36
SSC Clock f Control CLC Address Decoder SSC Module (Kernel) RIR TIR Interrupt Control EIR DMA Requests Figure 6 General Block Diagram of the SSC Interface The SSC supports full-duplex and half-duplex serial synchronous communication Mbit/s ...
Page 37
Features • Master and Slave Mode operation – Full-duplex or half-duplex operation – Automatic pad control possible • Flexible data format – Programmable number of data bits bits – Programmable shift direction: LSB or MSB shift first ...
Page 38
Micro Second Channel Interface The Micro Second Channel (MSC) interface provides serial communication links typically used to connect power switches or other peripheral devices. The serial communication link includes a fast synchronous downstream channel and a slow asynchronous upstream ...
Page 39
Features • Fast synchronous serial interface to connect power switches in particular, or other peripheral devices via serial buses • High-speed synchronous serial transmission on downstream channel – Serial output clock frequency: – Fractional clock divider for precise frequency control ...
Page 40
MultiCAN Controller The MultiCAN module provides two independent CAN nodes in the PG-LQFP-176-5 package, representing two serial communication interfaces. The number of available message objects is 64 Clock f Control Message Object Buffer ...
Page 41
The bit timings for the CAN nodes are derived from the module timer clock ( programmable data rate of 1 Mbit/s. External bus transceivers are connected to a CAN node via a pair of receive and transmit ...
Page 42
Static allocation commands offer compatibility with MultiCAN applications that are not list-based. • Advanced interrupt handling – interrupt output lines are available. Interrupt requests can be routed individually to one of the 16 interrupt output lines. ...
Page 43
Micro Link Interface 2.4.5 This TC1767 contains one Micro Link Interface, MLI0. The Micro Link Interface (MLI fast synchronous serial interface to exchange data between microcontrollers or other devices, such as stand-alone peripheral components. Figure 9 shows how ...
Page 44
Figure 10 shows a general block diagram of the MLI module. f Fract. SYS Divider TR[3:0] BRKOUT Move SR[7:0] Engine Figure 10 General Block Diagram of the MLI Modules The MLI transmitter and MLI receiver communicate with other MLI receivers ...
Page 45
General Purpose Timer Array (GPTA) The TC1767 contains the General Purpose Timer Array (GPTA0). global view of the GPTA module. The GPTA provides a set of timer, compare, and capture functionalities that can be flexibly combined to form signal ...
Page 46
Functionality of GPTA0 The General Purpose Timer Array (GPTA0) provides a set of hardware modules required for high-speed digital signal processing: • Filter and Prescaler Cells (FPC) support input noise filtering and prescaler operation. • Phase Discrimination Logic units ...
Page 47
Mode, GPTA signal frequency in 3-sensor Mode • Duty Cycle Measurement (DCM) – Four independent units – 100% margin and time-out handling f – maximum resolution GPTA f – ...
Page 48
On-chip Trigger Unit • 16 on-chip trigger signals I/O Sharing Unit • Interconnecting inputs and outputs from internal clocks, FPC, GTC, LTC, ports, and MSC interface Data Sheet 44 TC1767 Introduction V1.3, 2009-09 ...
Page 49
Analog-to-Digital Converters The TC1767 includes two Analog to Digital Converter modules (ADC0, ADC1) and one Fast Analog to Digital Converter (FADC). 2.4.7.1 ADC Block Diagram The analog to digital converter module (ADC) allows the conversion of analog input values ...
Page 50
Multiplexer test mode (channel 7 input can be connected to ground via a resistor for test purposes during run time by specific control bit) • Power saving mechanisms Features of the digital part of each ADC kernel: • Independent ...
Page 51
FADC Short Description General Features • Extreme fast conversion, 21 cycles of • 10-bit A/D conversion (higher resolution can be achieved by averaging of consecutive conversions in digital data reduction filter) • Successive approximation conversion method • Each differential ...
Page 52
An A/D Converter Stage responsible for the analog-to-digital conversion including an input multiplexer to select between the channel amplifiers • A Data Reduction Unit containing programmable anti-aliasing and data reduction filters • A Channel Trigger Control block determining the ...
Page 53
Analog Input Stages FAIN0P Rp FAIN0N Rn Rp FAIN2P FAIN2N Rn Rp FAIN1P FAIN1N Rn Rp FAIN3P FAIN3N DDIF Figure 14 FADC Input Structure in TC1767 2.5 On-Chip Debug Support (OCDS) The TC1767 contains resources for different ...
Page 54
Different Boot modes to use application software not yet programmed to the Flash. • A total of four hardware breakpoints for the TriCore based on instruction address, data address or combination of both. • Unlimited number of software breakpoints ...
Page 55
Invalidation of the Data Cache (maintaining write-back data) can be done concurrently with the same SFR. • 256 KB additional Overlay RAM on Emulation Device. • The 256 KB Trace memory of the Emulation Device can optionally be used ...
Page 56
Pinning 3.1 TC1767 Pin Definition and Functions Figure 15 shows the Logic Symbol of the device. PORST TESTMODE General Control ESR0 ESR1 TRST TCK / DAP0 OCDS / TDI / BRKIN JTAG Control TDO / DAP2 / BRKOUT TMS ...
Page 57
TC1767 Pin Configuration: PG-LQFP-176-5 This chapter shows the pin configuration of the package variant PG-LQFP-176-5 OUT40/OUT8/IN40/IN26/P5.0 1 OUT41/OUT9/IN41/IN27/P5.1 2 OUT42/OUT10/IN42/IN28/P5.2 3 OUT43/OUT11/IN43/P5.3 4 OUT44/OUT12/IN44/IN29/P5.4 5 OUT45/OUT13/IN45/IN30/P5.5 6 OUT46/OUT14/IN46/IN31/P5.6 7 OUT47/OUT15/IN47/P5.7 8 TCLK0/OUT95/P5. DDP ...
Page 58
Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package Pin Symbol Ctrl. Port 0 145 P0.0 I/O0 IN0 I IN0 I HWCFG0 I OUT0 O1 OUT56 O2 OUT0 O3 146 P0.1 I/O0 IN1 I IN1 I HWCFG1 I OUT1 O1 OUT57 ...
Page 59
Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package Pin Symbol Ctrl. 166 P0.4 I/O0 IN4 I IN4 I HWCFG4 I OUT4 O1 OUT60 O2 OUT4 O3 167 P0.5 I/O0 IN5 I IN5 I HWCFG5 I OUT5 O1 OUT61 O2 OUT5 ...
Page 60
Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package Pin Symbol Ctrl. 149 P0.8 I/O0 IN8 I IN8 I OUT8 O1 OUT64 O2 OUT8 O3 150 P0.9 I/O0 IN9 I IN9 I OUT9 O1 OUT65 O2 OUT9 O3 151 P0.10 I/O0 ...
Page 61
Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package Pin Symbol Ctrl. 169 P0.13 I/O0 IN13 I OUT13 O1 OUT69 O2 OUT13 O3 175 P0.14 I/O0 IN14 I REQ4 I OUT14 O1 OUT70 O2 OUT14 O3 176 P0.15 I/O0 IN15 I ...
Page 62
Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package Pin Symbol Ctrl. 93 P1.2 I/O0 IN18 I OUT18 O1 OUT74 O2 OUT18 O3 98 P1.3 I/O0 IN19 I IN19 I OUT19 O1 OUT75 O2 OUT19 O3 107 P1.4 I/O0 IN20 I ...
Page 63
Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package Pin Symbol Ctrl. 110 P1.7 I/O0 IN23 I IN23 I OUT23 O1 OUT79 O2 OUT23 O3 94 P1.8 I/O0 IN24 I IN48 I MTSR1B I OUT24 O1 OUT48 O2 MTSR1B O3 95 ...
Page 64
Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package Pin Symbol Ctrl. 97 P1.11 I/O0 IN27 I IN51 I SCLK1B I OUT27 O1 OUT51 O2 SCLK1B O3 73 P1.12 I/O0 IN16 I AD0EMUX0 O1 AD0EMUX0 O2 OUT16 O3 72 P1.13 I/O0 ...
Page 65
Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package Pin Symbol Ctrl. 74 P2.0 I/O0 IN32 I OUT32 O1 TCLK0 O2 OUT28 O3 75 P2.1 I/O0 IN33 I TREADY0A I OUT33 O1 SLSO03 O2 SLSO13 O3 76 P2.2 I/O0 IN34 I ...
Page 66
Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package Pin Symbol Ctrl. 79 P2.5 I/O0 IN37 I OUT37 O1 RREADY0A O2 OUT110 O3 80 P2.6 I/O0 IN38 I RVALID0A I OUT38 O1 OUT38 O2 OUT111 O3 81 P2.7 I/O0 IN39 I ...
Page 67
Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package Pin Symbol Ctrl. 161 P2.10 I/O0 MRST1A I IN10 I MRST1A O1 OUT0 O2 Reserved O3 162 P2.11 I/O0 SCLK1A I IN11 I SCLK1A O1 OUT1 O2 FCLP0B O3 163 P2.12 I/O0 ...
Page 68
Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package Pin Symbol Ctrl. 136 P3.0 I/O0 RXD0A I RXD0A O1 RXD0A O2 OUT84 O3 135 P3.1 I/O0 TXD0 O1 TXD0 O2 OUT85 O3 129 P3.2 I/O0 SCLK0 I SCLK0 O1 SCLK0 O2 ...
Page 69
Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package Pin Symbol Ctrl. 127 P3.6 I/O0 SLSO01 O1 SLSO11 O2 SLSOANDO1 O3 131 P3.7 I/O0 SLSI01 I SLSO02 O1 SLSO12 O2 OUT89 O3 128 P3.8 I/O0 SLSO06 O1 TXD1 O2 OUT90 O3 ...
Page 70
Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package Pin Symbol Ctrl. 143 P3.12 I/O0 RXDCAN0 I RXD0B I RXD0B O1 RXD0B O2 OUT94 O3 142 P3.13 I/O0 TXDCAN0 O1 TXD0 O2 OUT95 O3 134 P3.14 I/O0 RXDCAN1 I RXD1B I ...
Page 71
Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package Pin Symbol Ctrl. 87 P4.1 I/O0 IN29 I IN53 I OUT29 O1 OUT53 O2 Reserved O3 88 P4.2 I/O0 IN30 I IN54 I OUT30 O1 OUT54 O2 EXTCLK1 O3 90 P4.3 I/O0 ...
Page 72
Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package Pin Symbol Ctrl. 2 P5.1 I/O0 IN41 I IN27 I OUT41 O1 OUT9 O2 Reserved O3 3 P5.2 I/O0 IN42 I IN28 I OUT42 O1 OUT10 O2 Reserved O3 4 P5.3 I/O0 ...
Page 73
Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package Pin Symbol Ctrl. 7 P5.6 I/O0 IN46 I IN31 I OUT46 O1 OUT14 O2 Reserved O3 8 P5.7 I/O0 IN47 I OUT47 O1 OUT15 O2 Reserved O3 13 P5.8 I/O0 RDATA0B I ...
Page 74
Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package Pin Symbol Ctrl. 17 P5.12 I/O0 TDATA0 O1 SLSO07 O2 OUT93 O3 18 P5.13 I/O0 TVALID0B O1 SLSO16 O2 Reserved O3 19 P5.14 I/O0 TREADY0B I Reserved O1 Reserved O2 OUT94 O3 ...
Page 75
Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package Pin Symbol Ctrl. 158 P6.2 I/O0 IN24 I SON0 O1 OUT82 O2 OUT6 O3 159 P6.3 I/O0 IN25 I SOP0A O1 OUT83 O2 OUT7 O3 Analog Input Port 67 AN0 I 66 ...
Page 76
Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package Pin Symbol Ctrl. 45 AN19 I 44 AN20 I 43 AN21 I 42 AN22 I 41 AN23 I 40 AN24 I 39 AN25 I 38 AN26 I 37 AN27 I 35 AN28 ...
Page 77
Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package Pin Symbol Ctrl 68, 84, 89, 99, 123, 153, 170 V 11, - DDP 20, 69, 83, 91, 100, 124, 139, 154, 171 V 12, ...
Page 78
Table 4 Pin Definitions and Functions (PG-LQFP-176-5 Package Pin Symbol Ctrl. 111 TDI I BRKIN I BRKOUT O 112 TMS I DAP1 I/O 113 TDO I/O DAP2 I/O BRKIN I BRKOUT O 114 TRST I 115 TCK I DAP0 I ...
Page 79
O2 = Output with IOCR bit field selection PCx = 1X10 O3 = Output with IOCR bit field selection PCx = 1X11(ALT3) Column “Type” Pad class A1 (LVTTL Pad class A2 (LVTTL Pad class ...
Page 80
Identification Registers The Identification Registers uniquely identify a module or the whole device. Table 6 TC1767 Identification Registers Short Name Value ADC0_ID 0058 C000 ADC1_ID 0058 C000 ASC0_ID 0000 4402 ASC1_ID 0000 4402 CAN_ID 002B C061 CBS_JDPID 0000 6350 ...
Page 81
Table 6 TC1767 Identification Registers (cont’d) Short Name Value SCU_MANID 0000 1820 SCU_RTID 0000 0007 SSC0_ID 0000 4511 SSC1_ID 0000 4511 STM_ID 0000 C006 Data Sheet Address F000 0644 H H F000 0648 H H F010 0108 H H F010 ...
Page 82
Electrical Parameters 5.1 General Parameters 5.1.1 Parameter Interpretation The parameters listed in this section partly represent the characteristics of the TC1767 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a ...
Page 83
Pad Driver and Pad Classes Summary This section gives an overview on the different pad driver classes and its basic characteristics. More details (mainly DC parameters) are defined in the Table 7 Pad Driver and Pad Classes Overview Class ...
Page 84
Absolute Maximum Ratings Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated ...
Page 85
Operating Conditions The following operating conditions must not be exceeded in order to ensure correct operation of the TC1767. All parameters specified in the following table refer to these operating conditions, unless otherwise noted. Table 9 Operating Condition Parameters ...
Page 86
Table 9 Operating Condition Parameters Parameter Absolute sum of short circuit currents of a pin group (see Table 10) Inactive device pin current Absolute sum of short circuit currents of the device External load capacitance 1) Digital supply voltages applied ...
Page 87
Table 10 Pin Groups for Overload/Short-Circuit Current Sum Parameter Group Pins 5 P1.[7:4]; TDI/BRKIN/BRKOUT; TRST, TCK/DAP0; P1.[1:0]; P1.15; TESTMODE; ESR0; PORST; ESR1 6 P3.[10:0]; P3.[15:14] 7 P3.[13:11]; P0.[3:0]; P0.[11:8] 8 P6.[3:0]; P2.[13:8]; P0.[5:4]; P0.[13:12] 9 P0.[7:6]; P0.[15:14]; P5.[7:0]; P5.15 Data ...
Page 88
DC Parameters 5.2.1 Input/Output Pins Table 11 Input/Output DC-Characteristics (Operating Conditions apply) Parameter Symbol General Parameters 1) I Pull-up current | | PUH Pull-down | I | PDL 1) current 1) Pin capacitance C IO (Digital I/O) Input only ...
Page 89
Table 11 Input/Output DC-Characteristics (cont’d)(Operating Conditions apply) Parameter Symbol t Spike filter pass- SF2 through pulse duration Class A Pads ( V = 3. 3.3V ± 5%) DDP V Output low voltage OLA 2)3) V Output ...
Page 90
Table 11 Input/Output DC-Characteristics (cont’d)(Operating Conditions apply) Parameter Symbol I Input leakage OZA1 current Class A1 pins Class F Pads, LVDS Mode ( V Output low voltage OL V Output high OH voltage V Output differential OD voltage V Output ...
Page 91
Maximum resistance of the driver Ω for strong driver mode, 200 / 150 Ω for medium driver mode, 600 / 400 Ω for weak driver mode, verified by design / characterization. 4) Function verified by design, ...
Page 92
Analog to Digital Converters (ADC0/ADC1) All ADC parameters are optimized for and valid in the range of Table 12 ADC Characteristics (Operating Conditions apply) Parameter Symbol Analog supply V DDM voltage Analog ground SSM voltage V ...
Page 93
Table 12 ADC Characteristics (cont’d) (Operating Conditions apply) Parameter Symbol 9)5) EA Offset error OFF I Input leakage CC OZ1 current at analog inputs of ADC0/1 11) 12) 13) I Input leakage OZ2 current AREF0/1 per module ...
Page 94
Table 12 ADC Characteristics (cont’d) (Operating Conditions apply) Parameter Symbol C Switched AINSW capacitance at the analog voltage inputs R ON resistance of AIN the transmission gates in the analog voltage path R ON resistance AIN7T for the ADC test ...
Page 95
Only one of these parameters is tested, the other is verified by design characterization. 13) The leakage current decreases typically 30% for junction temperature decrease of 10 14) Applies to AINx, when used as auxiliary reference inputs. 15) I ...
Page 96
Table 13 Conversion Time (Operating Conditions apply) Parameter Symbol CC 2 × t Conversion C time with post-calibration Conversion time without post-calibration R EXT AIN EXT V AREF Figure 18 ADC0/ADC1 Input Circuits ...
Page 97
Fast Analog to Digital Converter (FADC) All parameters apply to FADC used in differential mode, which is the default and the intended mode of operation, and which takes advantage of many error cancelation effects inherent to differential measurements in ...
Page 98
Table 14 FADC Characteristics (Operating Conditions apply) (cont’d) Parameter Symbol t Conversion time C_FADC Converter clock f FADC R Input resistance of FAIN the analog voltage path (Rn, Rp) Channel amplifier f COFF 9) cutoff frequency Settling time of a ...
Page 99
FAINxN V FAGND FAINxP V V FAREF V Figure 20 FADC Input Circuits Data Sheet FADC Analog Input Stage FAREF R P FADC Reference Voltage Input Circuitry FAREF I FAREF FAGND 95 Electrical Parameters - + /2 ...
Page 100
Oscillator Pins Table 15 Oscillator Pins Characteristics (Operating Conditions apply) Parameter Symbol Frequency range f OSC Input low voltage at V ILX 1) XTAL1 V Input high voltage at IHX 1) XTAL1 I Input current at IX1 XTAL1 1) ...
Page 101
The following formula calculates the temperature measured by the DTS in [ RESULT bitfield of the DTSSTAT register. Data Sheet DTSSTAT RESULT Tj = ----------------------------------------------------------------- - TC1767 Electrical Parameters o C] from the 619 – V1.3, ...
Page 102
Power Supply Current The default test conditions (differences explicitly specified) are 1. 3. DDP Table 17 Power Supply Currents, Maximum Power Consumption Parameter Symbol I Core active mode 1) 2) supply current ...
Page 103
The I maximum value is 180 The dependency in this range is, at constant junction temperature, linear 1:1 mode. CPU SYS 4) Not tested in production separately, verified by design / characterization. ...
Page 104
AC Parameters All AC parameters are defined with the temperature compensation disabled. That means, keeping the pads constantly at maximum strength. 5.3.1 Testing Waveforms 90% 10 Figure 21 Rise/Fall Time Parameters V D ...
Page 105
Output Rise/Fall Times Table 18 Output Rise/Fall Times (Operating Conditions apply) Parameter Symbol Class A1 Pads Rise/fall times , RA1 FA1 Class A2 Pads t t Rise/fall times , RA2 FA2 1) Class F Pads Rise/fall ...
Page 106
Power Sequencing V 5V 3.3V 1.5V V DDP Figure 3 1.5 V Power-Up/Down Sequence The following list of rules applies to the power-up/down sequence: V • All ground pins must be externally connected ...
Page 107
The PORST signal may be deactivated after all supplies and the oscillator have reached stable operation, within the normal operating conditions normal power down the PORST signal should be activated within the normal operating range, and then ...
Page 108
Power, Pad and Reset Timing Table 19 Power, Pad and Reset Timing Parameters Parameter Min. V voltage to DDP ensure defined pad 1) states 2) Oscillator start-up time Minimum PORST active time after power supplies are stable at operating ...
Page 109
OSCS 0,3 × This parameter is verified by device characterization. The external oscillator circuitry must be DDOSC3 optimized by the customer and checked for negative resistance as recommended and specified ...
Page 110
Phase Locked Loop (PLL) Note: All PLL characteristics defined on this and the next page are not subject to production test, but verified by design characterization. Table 20 PLL Parameters (Operating Conditions apply) Parameter Accumulated jitter VCO frequency range ...
Page 111
With rising number of clock cycles the maximum jitter increases linearly value m of that is defined by the K2-factor of the PLL. Beyond this value of accumulated jitter remains at a constant value. Further, a ...
Page 112
These conditions can be achieved by appropriate blocking of the supply voltage as near as possible to the supply pins and using PCB supply and ground planes. Data Sheet Electrical Parameters 108 TC1767 V1.3, 2009-09 ...
Page 113
JTAG Interface Timing The following parameters are applicable for communication through the JTAG debug interface. The JTAG module is fully compliant with IEEE1149.1-2000. Note: These parameters are not subject to production test but verified by design and/or characterization. Table ...
Page 114
V 0 Figure 27 Test Clock Timing (TCK) TCK TMS TDI t 9 TDO Figure 28 JTAG Timing Data Sheet ...
Page 115
DAP Interface Timing The following parameters are applicable for communication through the DAP debug interface. Note: These parameters are not subject to production test but verified by design and/or characterization. Table 22 DAP Interface Timing Parameters (Operating Conditions apply) ...
Page 116
DAP0 DAP1 Figure 30 DAP Timing Host to Device DAP1 Figure 31 DAP Timing Device to Host Data Sheet Electrical Parameters 112 TC1767 MC_ DAP1_RX MC_ DAP1_TX V1.3, ...
Page 117
Peripheral Timings Note: Peripheral timing parameters are not subject to production test. They are verified by design / characterization. 5.3.8.1 Micro Link Interface (MLI) Timing MLI Transmitter Timing TCLKx TDATAx TVALIDx TREADYx MLI Receiver Timing RCLKx RDATAx RVALIDx RREADYx ...
Page 118
Table 23 MLI Transmitter/Receiver Timing (Operating Conditions apply), C Parameter MLI Transmitter Timing TCLK clock period TCLK high time TCLK low time TCLK rise time TCLK fall time TDATA/TVALID output delay time TREADY setup time to TCLK rising edge TREADY ...
Page 119
The RCLK max. input rise/fall times are best case parameters for input signal rise/fall times can be used for longer RCLK clock periods. 5.3.8.2 Micro Second Channel (MSC) Interface Timing Table 24 MSC Interface Timing (Operating Conditions apply), C ...
Page 120
SSC Master / Slave Mode Timing Table 25 SSC Master/Slave Mode Timing (Operating Conditions apply), C Parameter Master Mode Timing SCLK clock period MTSR/SLSOx delay from SCLK rising edge MRST setup to SCLK falling edge MRST hold from SCLK ...
Page 121
SCLK 1) MTSR 1) MRST 2) SLSOx 1) This timing is based on the following setup: CON.PH = CON. The transition at SLSOx is based on the following setup: SSOTC.TRAIL = 0 and the first SCLK ...
Page 122
Package and Reliability 5.4.1 Package Parameters Table 26 Thermal Parameters (Operating Conditions apply) Device Package TC1767 PG-LQFP-176-5 1) The top and bottom thermal resistances between the case and the ambient ( with the thermal resistances between the junction and ...
Page 123
Package Outline Figure 36 PG-LQFP-176-5, Plastic Green Low Profile Quad Flat Package You can find all of our packages, sorts of packing and others in our Infineon Internet Page “Products”: http://www.infineon.com/products. Data Sheet Electrical Parameters 119 TC1767 V1.3, 2009-09 ...
Page 124
Flash Memory Parameters The data retention time of the TC1767’s Flash memory (i.e. the time after which stored data can still be retrieved) depends on the number of times the Flash memory has been erased and programmed. Table 27 ...
Page 125
Quality Declarations Table 28 Quality Parameters Parameter Symbol Operation Lifetime ESD susceptibility V HBM according to Human Body Model (HBM) V ESD susceptibility HBM1 of the LVDS pins V ESD susceptibility CDM according to Charged Device ...
Page 126
... Published by Infineon Technologies AG ...