ATMEGA88V-10AU Atmel, ATMEGA88V-10AU Datasheet - Page 41

IC AVR MCU 8K 10MHZ 1.8V 32TQFP

ATMEGA88V-10AU

Manufacturer Part Number
ATMEGA88V-10AU
Description
IC AVR MCU 8K 10MHZ 1.8V 32TQFP
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheets

Specifications of ATMEGA88V-10AU

Core Processor
AVR
Core Size
8-Bit
Speed
10MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
23
Program Memory Size
8KB (4K x 16)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
32-TQFP, 32-VQFP
Processor Series
ATMEGA8x
Core
AVR8
Data Bus Width
8 bit
Data Ram Size
1 KB
Interface Type
2-Wire, SPI, USART, Serial
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
23
Number Of Timers
3 bit
Operating Supply Voltage
1.8 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWAVR, EWAVR-BL
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 8 Channel
Package
32TQFP
Device Core
AVR
Family Name
ATmega
Maximum Speed
10 MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA88V-10AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA88V-10AU
Manufacturer:
ATMEL
Quantity:
8 000
Part Number:
ATMEGA88V-10AU
Manufacturer:
ALTERA
0
Part Number:
ATMEGA88V-10AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATMEGA88V-10AU
Quantity:
4 800
Part Number:
ATMEGA88V-10AUR
Manufacturer:
Atmel
Quantity:
1 991
Part Number:
ATMEGA88V-10AUR
Manufacturer:
Atmel
Quantity:
10 000
9.8.3
9.8.4
9.8.5
9.8.6
9.8.7
2545S–AVR–07/10
Brown-out Detector
Internal Voltage Reference
Watchdog Timer
Port Pins
On-chip Debug System
If the Brown-out Detector is not needed by the application, this module should be turned off. If
the Brown-out Detector is enabled by the BODLEVEL Fuses, it will be enabled in all sleep
modes, and hence, always consume power. In the deeper sleep modes, this will contribute sig-
nificantly to the total current consumption. Refer to
on how to configure the Brown-out Detector.
The Internal Voltage Reference will be enabled when needed by the Brown-out Detection, the
Analog Comparator or the ADC. If these modules are disabled as described in the sections
above, the internal voltage reference will be disabled and it will not be consuming power. When
turned on again, the user must allow the reference to start up before the output is used. If the
reference is kept on in sleep mode, the output can be used immediately. Refer to
age Reference” on page 47
If the Watchdog Timer is not needed in the application, the module should be turned off. If the
Watchdog Timer is enabled, it will be enabled in all sleep modes and hence always consume
power. In the deeper sleep modes, this will contribute significantly to the total current consump-
tion. Refer to
When entering a sleep mode, all port pins should be configured to use minimum power. The
most important is then to ensure that no pins drive resistive loads. In sleep modes where both
the I/O clock (clk
be disabled. This ensures that no power is consumed by the input logic when not needed. In
some cases, the input logic is needed for detecting wake-up conditions, and it will then be
enabled. Refer to the section
which pins are enabled. If the input buffer is enabled and the input signal is left floating or have
an analog signal level close to V
For analog input pins, the digital input buffer should be disabled at all times. An analog signal
level close to V
input buffers can be disabled by writing to the Digital Input Disable Registers (DIDR1 and
DIDR0). Refer to
Input Disable Register 0” on page 258
If the On-chip debug system is enabled by the DWEN Fuse and the chip enters sleep mode, the
main clock source is enabled and hence always consumes power. In the deeper sleep modes,
this will contribute significantly to the total current consumption.
“Watchdog Timer” on page 48
CC
I/O
“DIDR1 – Digital Input Disable Register 1” on page 242
/2 on an input pin can cause significant current even in active mode. Digital
) and the ADC clock (clk
for details on the start-up time.
“Digital Input Enable and Sleep Modes” on page 74
CC
/2, the input buffer will use excessive power.
for details.
ADC
for details on how to configure the Watchdog Timer.
) are stopped, the input buffers of the device will
“Brown-out Detection” on page 46
ATmega48/88/168
and
“DIDR0 – Digital
“Internal Volt-
for details on
for details
41

Related parts for ATMEGA88V-10AU