MC68HC705C8ACFN Freescale Semiconductor, MC68HC705C8ACFN Datasheet - Page 116

IC MCU 4MHZ 8K OTP 44-PLCC

MC68HC705C8ACFN

Manufacturer Part Number
MC68HC705C8ACFN
Description
IC MCU 4MHZ 8K OTP 44-PLCC
Manufacturer
Freescale Semiconductor
Series
HC05r
Datasheet

Specifications of MC68HC705C8ACFN

Core Processor
HC05
Core Size
8-Bit
Speed
2.1MHz
Connectivity
SCI, SPI
Peripherals
POR, WDT
Number Of I /o
24
Program Memory Size
8KB (8K x 8)
Program Memory Type
OTP
Ram Size
304 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC705C8ACFN
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC705C8ACFN
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC705C8ACFN
Manufacturer:
MOT
Quantity:
1 000
Part Number:
MC68HC705C8ACFN
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC705C8ACFNE
Manufacturer:
FREESCA
Quantity:
1 065
Part Number:
MC68HC705C8ACFNE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC705C8ACFNE
Manufacturer:
FREESCALE
Quantity:
5 591
Part Number:
MC68HC705C8ACFNE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC705C8ACFNE
Quantity:
17
Part Number:
MC68HC705C8ACFNE
0
Company:
Part Number:
MC68HC705C8ACFNE
Quantity:
1 329
EPROM/OTPROM (PROM)
9.5 Control Registers
9.5.1 Option Register
Technical Data
116
Address:
This subsection describes the three registers that control memory
configuration, PROM security, and IRQ edge or level sensitivity; port B
pullups; and non-programmable COP enable/disable.
The option register shown in
sensitivity, enable the PROM security, and select the memory
configuration.
RAM0 — Random-Access Memory Control Bit 0
RAM1 — Random-Access Memory Control Bit 1
Reset:
Read:
Write:
Freescale Semiconductor, Inc.
For More Information On This Product,
1 = Maps 32 bytes of RAM into page zero starting at address
0 = Provides 48 bytes of PROM at location $0020–$005F.
1 = Maps 96 bytes of RAM into page one starting at address $0100.
0 = Provides 96 bytes of PROM at location $0100.
*
Implemented as an EPROM cell
$1FDF
RAM0
Bit 7
$0030. Addresses from $0020 to $002F are reserved. This bit
can be read or written at any time, allowing memory
configuration to be changed during program execution.
This bit can be read or written at any time, allowing memory
configuration to be changed during program execution.
0
EPROM/OTPROM (PROM)
Go to: www.freescale.com
= Unimplemented
Figure 9-4. Option Register (Option)
RAM1
6
0
5
0
0
Figure 9-4
4
0
0
U = Unaffected
is used to select the IRQ
SEC
3
*
*
MC68HC705C8A — Rev. 3
U
2
IRQ
1
1
MOTOROLA
Bit 0
0
0

Related parts for MC68HC705C8ACFN