MC68HC705C8ACFN Freescale Semiconductor, MC68HC705C8ACFN Datasheet - Page 53

IC MCU 4MHZ 8K OTP 44-PLCC

MC68HC705C8ACFN

Manufacturer Part Number
MC68HC705C8ACFN
Description
IC MCU 4MHZ 8K OTP 44-PLCC
Manufacturer
Freescale Semiconductor
Series
HC05r
Datasheet

Specifications of MC68HC705C8ACFN

Core Processor
HC05
Core Size
8-Bit
Speed
2.1MHz
Connectivity
SCI, SPI
Peripherals
POR, WDT
Number Of I /o
24
Program Memory Size
8KB (8K x 8)
Program Memory Type
OTP
Ram Size
304 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC705C8ACFN
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC705C8ACFN
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC705C8ACFN
Manufacturer:
MOT
Quantity:
1 000
Part Number:
MC68HC705C8ACFN
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC705C8ACFNE
Manufacturer:
FREESCA
Quantity:
1 065
Part Number:
MC68HC705C8ACFNE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC705C8ACFNE
Manufacturer:
FREESCALE
Quantity:
5 591
Part Number:
MC68HC705C8ACFNE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC705C8ACFNE
Quantity:
17
Part Number:
MC68HC705C8ACFNE
0
Company:
Part Number:
MC68HC705C8ACFNE
Quantity:
1 329
4.3.3 Port B Interrupts
MC68HC705C8A — Rev. 3
MOTOROLA
When these three conditions are true, a port B pin (PBx) acts as an
external interrupt pin:
MOR1 is an erasable, programmable read-only memory (EPROM)
register that enables the port B pullup device. Data from MOR1 is
latched on the rising edge of the voltage on the RESET pin. See
Mask Option Register
Port B external interrupt pins can be falling-edge sensitive only or both
falling-edge and low-level sensitive, depending on the state of the IRQ
bit in the option register at location $1FDF.
When the IRQ bit is a logic 1, a falling edge or a low level on a port B
external interrupt pin latches an external interrupt request. As long as
any port B external interrupt pin is low, an external interrupt request is
present, and the CPU continues to execute the interrupt service routine.
When the IRQ bit is a logic 0, a falling-edge only on a port B external
interrupt pin latches an external interrupt request. A subsequent port B
external interrupt request can be latched only after the voltage level of
the previous port B external interrupt signal returns to a logic 1 and then
falls again to a logic 0.
Figure 4-3
Freescale Semiconductor, Inc.
For More Information On This Product,
The corresponding port B pullup bit (PBPUx) in mask option
register 1 (MOR1) is programmed to a logic 1.
The corresponding port B data direction bit (DDRBx) in data
direction register B (DDRB) is a logic 0.
The clear interrupt mask (CLI) instruction has cleared the I bit in
the CCR.
shows the port B input/output (I/O) logic.
Go to: www.freescale.com
Interrupts
1.
Interrupt Sources
Technical Data
Interrupts
9.5.2
53

Related parts for MC68HC705C8ACFN