MC68HC705J1ACDW Freescale Semiconductor, MC68HC705J1ACDW Datasheet - Page 42

IC MCU 4MHZ 1.2K OTP 20-SOIC

MC68HC705J1ACDW

Manufacturer Part Number
MC68HC705J1ACDW
Description
IC MCU 4MHZ 1.2K OTP 20-SOIC
Manufacturer
Freescale Semiconductor
Series
HC05r
Datasheet

Specifications of MC68HC705J1ACDW

Core Processor
HC05
Core Size
8-Bit
Speed
4MHz
Peripherals
POR, WDT
Number Of I /o
14
Program Memory Size
1.2KB (1.2K x 8)
Program Memory Type
OTP
Ram Size
64 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
20-SOIC (7.5mm Width)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Data Converters
-
Connectivity
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC705J1ACDW
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC705J1ACDW
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
102
Part Number:
MC68HC705J1ACDWE
Manufacturer:
INTERSIL
Quantity:
1 000
Memory
Technical Data
SWAIT — Stop-to-Wait Conversion Bit
SWPDI — Software Pulldown Inhibit Bit
PIRQ — Port A External Interrupt Bit
LEVEL —External Interrupt Sensitivity Bit
COPEN — COP Enable Bit
The SWAIT bit enables halt mode. When the SWAIT bit is set, the
CPU interprets the STOP instruction as a WAIT instruction, and the
MCU enters halt mode. Halt mode is the same as wait mode, except
that an oscillator stabilization delay of 1 to 4064 t
exiting halt mode.
The SWPDI bit inhibits software control of the I/O port pulldown
devices. The SWPDI bit overrides the pulldown inhibit bits in the port
pulldown inhibit registers.
The PIRQ bit enables the PA0–PA3 pins to function as external
interrupt pins.
The LEVEL bit controls external interrupt triggering sensitivity.
The COPEN bit enables the COP watchdog.
Freescale Semiconductor, Inc.
For More Information On This Product,
1 = Halt mode enabled
0 = Halt mode not enabled
1 = Software pulldown control inhibited
0 = Software pulldown control not inhibited
1 = PA0–PA3 enabled as external interrupt pins
0 = PA0–PA3 not enabled as external interrupt pins
1 = External interrupts triggered by active edges and active levels
0 = External interrupts triggered only by active edges
1 = COP watchdog enabled
0 = COP watchdog disabled
Go to: www.freescale.com
Memory
MC68HC705J1A — Rev. 4.0
cyc
occurs after

Related parts for MC68HC705J1ACDW