MMC2107CFCPV33 Freescale Semiconductor, MMC2107CFCPV33 Datasheet - Page 489

no-image

MMC2107CFCPV33

Manufacturer Part Number
MMC2107CFCPV33
Description
IC MCU 33MHZ 128K FLASH 144-LQFP
Manufacturer
Freescale Semiconductor
Series
MCorer
Datasheet

Specifications of MMC2107CFCPV33

Core Processor
M210
Core Size
32-Bit
Speed
33MHz
Connectivity
EBI/EMI, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
72
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LQFP
Data Bus Width
32 bit
Data Ram Size
8 KB
Interface Type
SCI, SPI
Maximum Clock Frequency
33 MHz
Number Of Programmable I/os
32
Number Of Timers
4 bit
Operating Supply Voltage
0 V to 3.6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Lead Free Status / Rohs Status
No RoHS Version Available

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MMC2107CFCPV33
Manufacturer:
AMD
Quantity:
1 001
Part Number:
MMC2107CFCPV33
Manufacturer:
MOTOLOLA
Quantity:
745
Part Number:
MMC2107CFCPV33
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MMC2107CFCPV33
Manufacturer:
MOT
Quantity:
2
Part Number:
MMC2107CFCPV33
Manufacturer:
FREESCALE
Quantity:
20 000
MMC2107 – Rev. 2.0
MOTOROLA
CWPQ1
Q1 RES
TRIG1
QCLK
CWP
EOC
CONVERSION TIME
QS
Figure 18-47. External Positive Edge Trigger Mode Timing With Pause
Š 14 QCLKS
LAST
0
LAST
A time separator is provided between the triggers and the end of
conversion (EOC). The relationship to QCLK displayed is not
guaranteed.
CWPQ1 and CWPQ2 typically lag CWP and only match CWP when the
associated queue is inactive. Another way to view CWPQ1(2) is that
these registers update when EOC triggers the result register to be
written.
In the case with the pause bit set (CCW0), CWP does not increment until
triggered. In the case with the pause bit clear (CCW1), the CWP
increments with the EOC.
The conversion results Q1 Res(x) show the result associated with
CCW(x). So that R0 represents the result associated with CCW0.
Freescale Semiconductor, Inc.
8
For More Information On This Product,
Queued Analog-to-Digital Converter (QADC)
TIME BETWEEN
Go to: www.freescale.com
TRIGGERS
CCW0
4
CCW0
R0
Queued Analog-to-Digital Converter (QADC)
Pin Connection Considerations
CCW1
CONVERSION TIME
Š 14 QCLKS
8
CCW2
CCW1
Technical Data
R1
489

Related parts for MMC2107CFCPV33