MC68HC16Z1CFC16 Freescale Semiconductor, MC68HC16Z1CFC16 Datasheet - Page 157

• Manufacturer Part Number: MC68HC16Z1CFC16
• Description: IC MPU 1K RAM 16MHZ 132-PQFP
• Manufacturer: Freescale Semiconductor
• Series: HC16r

Specifications of MC68HC16Z1CFC16

• Core Processor: CPU16
• Core Size: 16-Bit
• Speed: 16MHz
• Connectivity: EBI/EMI, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 16
• Program Memory Type: ROMless
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 132-QFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Program Memory Size: -

M68HC16 Z SERIES
USER’S MANUAL
The mode configuration drivers are conditioned with R/W and DS to prevent conflicts
between external devices and the MCU when reset is asserted. If external RESET is
asserted during an external write cycle, R/W conditioning (as shown in
prevents corruption of the data during the write. Similarly, DS conditions the mode
configuration drivers so that external reads are not corrupted when RESET is asserted
during an external read cycle.
Alternate methods can be used for driving data bus pins low during reset.
shows two of these options. The simplest is to connect a resistor in series with a diode
from the data bus pin to the RESET line. A bipolar transistor can be used for the same
purpose, but an additional current limiting resistor must be connected between the
base of the transistor and the RESET pin. If a MOSFET is substituted for the bipolar
transistor, only the 1 k isolation resistor is required. These simpler circuits do not of-
fer the protection from potential memory corruption during RESET assertion as does
the circuit shown in
Data bus mode select current is specified in
TERISTICS. Do not confuse pin function with pin electrical state. Refer to
State During Reset
Unlike other chip-select signals, the boot ROM chip-select (CSBOOT) is active at the
release of RESET. During reset exception processing, the MCU fetches initialization
vectors beginning at address $000000 in supervisor program space. An external
memory device containing vectors located at these addresses can be enabled by
CSBOOT after a reset.
The logic level of DATA0 during reset selects boot ROM port size for dynamic bus al-
location. When DATA0 is held low, port size is eight bits; when DATA0 is held high,
either by the weak internal pull-up driver or by an external pull-up, port size is 16 bits.
Refer to
DATA1 and DATA2 determine the functions of CS[2:0] and CS[5:3], respectively.
DATA[7:3] determine the functions of an associated chip-select and all lower-num-
bered chip-selects down through CS6. For example, if DATA5 is pulled low during
reset, CS[8:6] are assigned alternate function as ADDR[21:19], and CS[10:9] remain
chip-selects. Refer to
Figure 5-19 Alternate Circuit for Data Bus Mode Select Conditioning
5.9.4 Chip-Select Reset Operation
DATA PIN
RESET
1N4148
Freescale Semiconductor, Inc.
Figure
for more information.
1 k
5.9.4 Chip-Select Reset Operation
For More Information On This Product,
SYSTEM INTEGRATION MODULE
5-18.
Go to: www.freescale.com
APPENDIX A ELECTRICAL CHARAC-
for more information.
DATA PIN
RESET
for more information.
2 k
1 k
2N3906
ALTERNATE DATA BUS CONDITION CIRCUIT
Figure
Figure 5-19
5.7.5 Pin
5-18)
5-51