MC68HC16Z1CFC16 Freescale Semiconductor, MC68HC16Z1CFC16 Datasheet - Page 190

• Manufacturer Part Number: MC68HC16Z1CFC16
• Description: IC MPU 1K RAM 16MHZ 132-PQFP
• Manufacturer: Freescale Semiconductor
• Series: HC16r

Specifications of MC68HC16Z1CFC16

• Core Processor: CPU16
• Core Size: 16-Bit
• Speed: 16MHz
• Connectivity: EBI/EMI, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 16
• Program Memory Type: ROMless
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 132-QFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Program Memory Size: -

8.5.2 Freeze Mode
8.6 Analog Subsystem
8.6.1 Multiplexer
8-4
STOP is set during system reset, and must be cleared before the ADC can be used.
Because analog circuit bias currents are turned off during low-power stop mode, the
ADC requires recovery time after STOP is cleared.
Execution of the CPU16 LPSTOP command places the entire modular microcontroller
in low-power stop mode. Refer to
When the CPU16 in the modular microcontroller enters background debug mode, the
FREEZE signal is asserted. The type of response is determined by the value of the
FRZ[1:0] field in the ADCMCR.
FREEZE assertion.
When the ADC freezes, the ADC clock stops and all sequential activity ceases.
Contents of control and status registers remain valid while frozen. When the FREEZE
signal is negated, ADC activity resumes.
If the ADC freezes during a conversion, activity resumes with the next step in the con-
version sequence. However, capacitors in the analog conversion circuitry discharge
while the ADC is frozen; as a result, the conversion will be inaccurate.
Refer to
The analog subsystem consists of a multiplexer, sample capacitors, a buffer amplifier,
an RC DAC array, and a high-gain comparator. Comparator output sequences the
successive approximation register (SAR). The interface between the comparator and
the SAR is the boundary between ADC analog and digital subsystems.
The multiplexer selects one of 16 sources for conversion. Eight sources are internal
and eight are external. Multiplexer operation is controlled by channel selection field
CD:CA in register ADCTL1.
sources. The multiplexer contains positive and negative stress protection circuitry.
This circuitry prevents voltages on other input channels from affecting the current con-
version.
4.14.4 Background Debug Mode
FRZ[1:0]
Freescale Semiconductor, Inc.
00
01
10
11
For More Information On This Product,
ANALOG-TO-DIGITAL CONVERTER
Table 8-1 FRZ Field Selection
Go to: www.freescale.com
Ignore FREEZE, continue conversions
Reserved
Finish conversion in process, then freeze
Freeze immediately
Table 8-2
Table 8-1
5.3.4 Low-Power Operation
shows the different multiplexer channel
for more information.
Response
shows the different ADC responses to
for more information.
M68HC16 Z SERIES
USER’S MANUAL