MC68HC16Z1CFC16 Freescale Semiconductor, MC68HC16Z1CFC16 Datasheet - Page 266

no-image

MC68HC16Z1CFC16

Manufacturer Part Number
MC68HC16Z1CFC16
Description
IC MPU 1K RAM 16MHZ 132-PQFP
Manufacturer
Freescale Semiconductor
Series
HC16r
Datasheets

Specifications of MC68HC16Z1CFC16

Core Processor
CPU16
Core Size
16-Bit
Speed
16MHz
Connectivity
EBI/EMI, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
16
Program Memory Type
ROMless
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
132-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC16Z1CFC16
Manufacturer:
FREESCALE
Quantity:
1 410
Part Number:
MC68HC16Z1CFC16
Manufacturer:
FREESCALE
Quantity:
5 530
Part Number:
MC68HC16Z1CFC16
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC16Z1CFC16
Manufacturer:
MOTOROLA
Quantity:
1
Part Number:
MC68HC16Z1CFC16
Manufacturer:
FREESCALE
Quantity:
132
Part Number:
MC68HC16Z1CFC16
Manufacturer:
FREESCALE
Quantity:
132
Part Number:
MC68HC16Z1CFC16
Manufacturer:
MOT
Quantity:
1
Part Number:
MC68HC16Z1CFC16
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
11.2 GPT Registers and Address Map
11-2
The GPT programming model consists of a configuration register (GPTMCR), parallel
I/O registers (DDRGP, PORTGP), capture/compare registers (TCNT, TCTL1, TCTL2,
TIC[1:3], TOC[1:4], TI4/O5, CFORC), pulse accumulator registers (PACNT, PACTL),
pulse-width modulation registers (PWMA, PWMB, PWMC, PWMCNT, PWMBUFA,
PWMBUFB), status registers (TFLG1, TFLG2) and interrupt control registers (TMSK1,
TMSK2). Functions of the module configuration register are discussed in
Modes of Operation
ter functions are discussed in the appropriate sections.
All registers can be accessed using byte or word operations. Certain capture/compare
registers and pulse-width modulation registers must be accessed by word operations
to ensure coherency. If byte accesses are used to read a register such as the timer
counter register (TCNT), there is a possibility that data in the byte not being accessed
will change while the other byte is read. Both bytes must be accessed at the same
time.
The modmap (MM) bit in the system integration module configuration register
(SIMCR) defines the most significant bit (ADDR23) of the IMB address for each regis-
ter in the MCU. Because the CPU16 drives ADDR[23:20] to the same logic state as
ADDR[19:0], MM must equal one.
IC1/PGP0
IC3/PGP2
IC2/PGP1
Freescale Semiconductor, Inc.
and
For More Information On This Product,
Figure 11-1 GPT Block Diagram
11.4 Polled and Interrupt-Driven
GENERAL-PURPOSE TIMER
Go to: www.freescale.com
CAPTURE/COMPARE UNIT
PULSE ACCUMULATOR
BUS INTERFACE
PRESCALER
PWM UNIT
IMB
OC1/PGP3
OC2/OC1/PGP4
OC3/OC1/PGP5
OC4/OC1/PGP6
IC4/OC5/OC1/PGP7
PAI
PWMA
PWMB
PCLK
Operation. Other regis-
M68HC16 Z SERIES
USER’S MANUAL
11.3 Special
GPT BLOCK

Related parts for MC68HC16Z1CFC16