MC68HC16Z1CFC16 Freescale Semiconductor, MC68HC16Z1CFC16 Datasheet - Page 424

no-image

MC68HC16Z1CFC16

Manufacturer Part Number
MC68HC16Z1CFC16
Description
IC MPU 1K RAM 16MHZ 132-PQFP
Manufacturer
Freescale Semiconductor
Series
HC16r
Datasheets

Specifications of MC68HC16Z1CFC16

Core Processor
CPU16
Core Size
16-Bit
Speed
16MHz
Connectivity
EBI/EMI, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
16
Program Memory Type
ROMless
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
132-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC16Z1CFC16
Manufacturer:
FREESCALE
Quantity:
1 410
Part Number:
MC68HC16Z1CFC16
Manufacturer:
FREESCALE
Quantity:
5 530
Part Number:
MC68HC16Z1CFC16
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC16Z1CFC16
Manufacturer:
MOTOROLA
Quantity:
1
Part Number:
MC68HC16Z1CFC16
Manufacturer:
FREESCALE
Quantity:
132
Part Number:
MC68HC16Z1CFC16
Manufacturer:
FREESCALE
Quantity:
132
Part Number:
MC68HC16Z1CFC16
Manufacturer:
MOT
Quantity:
1
Part Number:
MC68HC16Z1CFC16
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
SPCR3 — QSPI Control Register
SPSR — QSPI Status Register
SPIFIE — SPI Finished Interrupt Enable
WREN — Wrap Enable
WRTO — Wrap To
Bit 12 — Not Implemented
ENDQP[3:0] — Ending Queue Pointer
Bits [7:4] — Not Implemented
NEWQP[3:0] — New Queue Pointer Value
D.6.13 QSPI Control Register 3
Bits [15:11] — Not Implemented
LOOPQ — QSPI Loop Mode
D-50
15
RESET:
SPCR2 contains QSPI queue pointers, wraparound mode control bits, and an interrupt
enable bit. SPCR2 is buffered. New SPCR2 values become effective only after com-
pletion of the current serial transfer. Rewriting NEWQP in SPCR2 causes execution to
restart at the designated location. Reads of SPCR2 return the value of the register, not
the buffer.
This field contains the last QSPI queue address.
This field contains the first QSPI queue address.
SPCR3 contains the loop mode enable bit, halt and mode fault interrupt enable, and
the halt control bit. SPCR3 must be initialized before QSPI operation begins. Writing
a new value to SPCR3 while the QSPI is enabled disrupts operation. SPSR contains
information concerning the current serial transmission.
LOOPQ controls feedback on the data serializer for testing.
0 = QSPI interrupts disabled.
1 = QSPI interrupts enabled.
0 = Wraparound mode disabled.
1 = Wraparound mode enabled.
0 = Wrap to pointer address $0.
1 = Wrap to address in NEWQP.
0 = Feedback path disabled.
1 = Feedback path enabled.
14
NOT USED
13
12
Freescale Semiconductor, Inc.
11
For More Information On This Product,
LOOPQ
10
0
Go to: www.freescale.com
REGISTER SUMMARY
HMIE
9
0
HALT
8
0
SPIF
7
0
MODF
6
0
HALTA
5
0
USED
NOT
4
3
0
M68HC16 Z SERIES
USER’S MANUAL
CPTQP[3:0]
2
0
$YFFC1E
$YFFC1F
1
0
0
0

Related parts for MC68HC16Z1CFC16