MC68HC11K1CFN4 Freescale Semiconductor, MC68HC11K1CFN4 Datasheet - Page 101

• Manufacturer Part Number: MC68HC11K1CFN4
• Description: IC MCU 640 EEPROM 4MHZ 84-PLCC
• Manufacturer: Freescale Semiconductor
• Series: HC11r

Specifications of MC68HC11K1CFN4

• Core Processor: HC11
• Core Size: 8-Bit
• Speed: 4MHz
• Connectivity: SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 37
• Program Memory Type: ROMless
• Eeprom Size: 640 x 8
• Ram Size: 768 x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 8x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 84-PLCC
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Program Memory Size: -

M68HC11K Family
MOTOROLA
NOTE:
Address: $003F
CONFIG is writable once in normal modes and writable at any time in
special modes.
NOSEC — RAM and EPROM Security Disabled Bit
M68HC11K Family devices are normally manufactured with NOSEC set
and the security option unavailable. However, on special request, a
mask option is selected during fabrication that enables the security
mode. The secure mode can be invoked on these parts by clearing
NOSEC. Contact a Motorola representative for information on the
availability of this feature.
The bootstrap program performs this sequence when the security
feature is present, enabled, and bootstrap mode is selected:
If all of the operations are successful, the bootload process continues as
if the device was never secured.
Reset:
Read:
Write:
1. Output $FF, all 1s, on the SCI.
2. Clear the BPROT register by turning block protect off.
3. If the EEPROM is enabled, erase the EEPROM.
4. Verify that the EEPROM is erased. If EEPROM is not erased,
5. Write $FF, all 1s, to the entire block of RAM.
6. Erase the CONFIG register.
Freescale Semiconductor, Inc.
For More Information On This Product,
0 = Enable security
1 = Disable security
Figure 4-13. System Configuration Register (CONFIG)
begin sequence again.
ROMAD
Operating Modes and On-Chip Memory
Bit 7
—
Go to: www.freescale.com
6
1
1
CLKX
—
5
PAREN
—
4
Operating Modes and On-Chip Memory
NOSEC
EEPROM and the CONFIG Register
3
1
NOCOP
—
2
ROMON
—
1
Technical Data
EEON
Bit 0
—
101