MC68HC908QY4CDW Freescale Semiconductor, MC68HC908QY4CDW Datasheet - Page 103

no-image

MC68HC908QY4CDW

Manufacturer Part Number
MC68HC908QY4CDW
Description
IC MCU 4K FLASH W/ADC 16-SOIC
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheet

Specifications of MC68HC908QY4CDW

Core Processor
HC08
Core Size
8-Bit
Speed
8MHz
Peripherals
LVD, POR, PWM
Number Of I /o
13
Program Memory Size
4KB (4K x 8)
Program Memory Type
FLASH
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 4x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
16-SOIC (0.300", 7.5mm Width)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Connectivity
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908QY4CDW
Manufacturer:
MOT
Quantity:
91
Part Number:
MC68HC908QY4CDW
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC68HC908QY4CDW
Quantity:
22
Part Number:
MC68HC908QY4CDWE
Manufacturer:
FREESCALE
Quantity:
20 000
Chapter 13
System Integration Module (SIM)
13.1 Introduction
This section describes the system integration module (SIM), which supports up to 24 external and/or
internal interrupts. Together with the central processor unit (CPU), the SIM controls all microcontroller unit
(MCU) activities. A block diagram of the SIM is shown in
that coordinates CPU and exception timing.
The SIM is responsible for:
Freescale Semiconductor
Signal Name
Address bus
BUSCLKX4
BUSCLKX2
PORRST
Data bus
Bus clock generation and control for CPU and peripherals
Master reset control, including power-on reset (POR) and computer operating properly (COP)
timeout
Interrupt control:
CPU enable/disable timing
IRST
R/W
Stop/wait/reset/break entry and recovery
Internal clock control
Acknowledge timing
Arbitration control timing
Vector address generation
Buffered clock from the internal, RC or XTAL oscillator circuit.
The BUSCLKX4 frequency divided by two. This signal is again divided by two in the SIM to
generate the internal bus clocks (bus clock = BUSCLKX4 ÷ 4).
Internal address bus
Internal data bus
Signal from the power-on reset module to the SIM
Internal reset signal
Read/write signal
Table 13-1. Signal Name Conventions
MC68HC908QY/QT Family Data Sheet, Rev. 6
Figure
Description
13-1. The SIM is a system state controller
103

Related parts for MC68HC908QY4CDW