MPC564MZP66 Freescale Semiconductor, MPC564MZP66 Datasheet - Page 1089

no-image

MPC564MZP66

Manufacturer Part Number
MPC564MZP66
Description
IC MCU 512K FLASH 66MHZ 388-BGA
Manufacturer
Freescale Semiconductor
Series
MPC5xxr
Datasheets

Specifications of MPC564MZP66

Core Processor
PowerPC
Core Size
32-Bit
Speed
66MHz
Connectivity
CAN, EBI/EMI, SCI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
56
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 2.7 V
Data Converters
A/D 32x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
388-BGA
For Use With
MPC564EVB - KIT EVAL FOR MPC561/562/563/564
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC564MZP66
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MPC564MZP66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC564MZP66
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MPC564MZP66R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Appendix A
MPC562/MPC564 Compression Features
The MPC562/MPC564 contains a number of code compression features not found in the
MPC561/MPC563 that function from the burst buffer controller module (BBC) module of the device.
The BBC’s instruction code decompressor unit (ICDU) is responsible for on-line (previously compressed)
instruction code decompression in the decompression on mode. The ICDU contains a 2-Kbyte RAM
(DECRAM) that is used for decompressor vocabulary table storage when compression is enabled or as
general-purpose memory on the U-bus when compression is disabled.
A.1
The following are instruction code decompression unit key features:
A.2
The operational model used by the MPC562/MPC564 is explained in the sections below.
A.2.1
Freescale Semiconductor
Instruction code on-line decompression is based on an “instruction class” algorithm.
There is no need for address translation between compressed and non-compressed address spaces
— ICDU provides the “next instruction address” to the RCPU.
In most cases, instruction decompression takes one clock.
Code decompression is pipelined:
— No performance penalty during sequential program flow execution
— Minimal performance penalty due to change of program flow execution
Two operation modes are available: decompression on and decompression off. Switches between
compressed and non-compressed user application software is possible.
Adaptive vocabularies scheme is supported; each user application can have its own optimum
vocabularies.
Implemented for MPC56x architecture
Up to 50% instruction code size reduction
No need for address translation tables
ICDU Key Features
Class-Based Compression Model Main Principles
Compression Model Features
The code compression features of the MPC562/MPC564 are different than
the code compression of the MPC556.
MPC561/MPC563 Reference Manual, Rev. 1.2
NOTE
A-1

Related parts for MPC564MZP66