MPC564MZP66 Freescale Semiconductor, MPC564MZP66 Datasheet - Page 1175

no-image

MPC564MZP66

Manufacturer Part Number
MPC564MZP66
Description
IC MCU 512K FLASH 66MHZ 388-BGA
Manufacturer
Freescale Semiconductor
Series
MPC5xxr
Datasheets

Specifications of MPC564MZP66

Core Processor
PowerPC
Core Size
32-Bit
Speed
66MHz
Connectivity
CAN, EBI/EMI, SCI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
56
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 2.7 V
Data Converters
A/D 32x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
388-BGA
For Use With
MPC564EVB - KIT EVAL FOR MPC561/562/563/564
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC564MZP66
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MPC564MZP66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC564MZP66
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MPC564MZP66R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Freescale Semiconductor
0
ADDRESS OFFSETS
1
0x30XXWC
0x30XXWE
0x30XXW0
0x30XXW2
0x30XXW4
0x30XXW6
0x30XXW8
0x30XXWA
2
0
0
0
3
1
1
1
0
0
cChannel Function Select
cHost Sequence
cHost Service Request
cChannel Priority
cChannel Interrupt Status
= Written By RCPU
= Written By TPU
Channel Interrupt Enable
NAME
0
Figure D-12. MCPWM Parameters — Master Mode
1
MPC561/MPC563 Reference Manual, Rev. 1.2
2
IRQ_RATE
3
xxxx – MCPWM Function Number.
Assigned during microcode assembly.
See
00 – Edge-Aligned Mode
01 – Slave A Type Center-Aligned Mode
10 – Slave B Type Center-Aligned Mode
11 – Slave C Type Center-Aligned Mode
00 – No Host Service (Reset Condition)
01 – Initialize as Slave (Inverted)
10 – Initialize, as Slave (Normal)
11 – Initialize as Master
00 – Disabled
01 – Low Priority
10 – Medium Priority
11 – High Priority
0 – Channel Interrupt Disabled
1 – Channel Interrupt Enabled
0 – Channel Interrupt Not Asserted
1 – Channel Interrupt Asserted
4
PARAMETER RAM
CONTROL BITS
Table D-1
= Written by RCPU and TPU
= Unused Parameters
5
LAST_RISE_TIME
LAST_FALL_TIME
RISE_TIME_PTR
FALL_TIME_PTR
6
PERIOD
7
OPTIONS
BITS
8
9
PERIOD_COUNT
10 11 12 13 14 15
W = Channel Number
For address offsets: XX=41 for
TPU_A, 45 for TPU_B
YY=40 for TPU_A,
See
PRAM Address Offset Map.
44 for TPU_B
Table 19-24
0x30YY1C – 0x30YY1E
0x30YY0C – 0x30YY12
0x30YY18 – 0x30YY1A
0x30YY14 – 0x30YY16
ADDRESSES
0x30YY0A
0x30YY20
TPU3 ROM Functions
for the
Param 0
Param 1
Param 2
Param 3
Param 4
Param 5
Param 6
Param 7
D-23

Related parts for MPC564MZP66