MPC564MZP66 Freescale Semiconductor, MPC564MZP66 Datasheet - Page 242

• Manufacturer Part Number: MPC564MZP66
• Description: IC MCU 512K FLASH 66MHZ 388-BGA
• Manufacturer: Freescale Semiconductor
• Series: MPC5xxr

Specifications of MPC564MZP66

• Core Processor: PowerPC
• Core Size: 32-Bit
• Speed: 66MHz
• Connectivity: CAN, EBI/EMI, SCI, SPI, UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 56
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 2.5 V ~ 2.7 V
• Data Converters: A/D 32x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 388-BGA
• For Use With: MPC564EVB - KIT EVAL FOR MPC561/562/563/564
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

System Configuration and Protection
Figure 6-1
6-2
•
•
•
•
Periodic Interrupt Timer
timer to generate periodic interrupts for use with a real-time operating system or the application
software. The PIT provides a period from 1 µs to 4 seconds with a four-MHz crystal or 200 ns to
0.8 ms with a 20-MHz crystal. The PIT function can be disabled.
Software Watchdog Timer
asserts a reset or non-maskable interrupt, as selected by the system protection control register
(SYPCR), if the software fails to service the SWT for a designated period of time (e.g., because the
software is trapped in a loop or lost). After a system reset, this function is enabled with a maximum
time-out period and asserts a system reset if the time-out is reached. The SWT can be disabled or
its time-out period can be changed in the SYPCR. Once the SYPCR is written, it cannot be written
again until a system reset.
Freeze Support
SWT, PIT, TB, DEC, and RTC should continue to run during freeze mode.
Low Power Stop
timers are frozen but others are not.
shows a block diagram of the system configuration and protection logic.
(Section 6.1.11, “Freeze
(Section 6.1.12, “Low Power Stop
(Section 6.1.9, “Periodic Interrupt Timer
MPC561/MPC563 Reference Manual, Rev. 1.2
(Section 6.1.10, “Software Watchdog Timer
Operation”)—The SIU allows control of whether the
Operation”)—In low power modes, specific
(PIT)”)—The SIU provides a
(SWT)”)—The SWT
Freescale Semiconductor