MPC564MZP66 Freescale Semiconductor, MPC564MZP66 Datasheet - Page 384

• Manufacturer Part Number: MPC564MZP66
• Description: IC MCU 512K FLASH 66MHZ 388-BGA
• Manufacturer: Freescale Semiconductor
• Series: MPC5xxr

Specifications of MPC564MZP66

• Core Processor: PowerPC
• Core Size: 32-Bit
• Speed: 66MHz
• Connectivity: CAN, EBI/EMI, SCI, SPI, UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 56
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 2.5 V ~ 2.7 V
• Data Converters: A/D 32x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 388-BGA
• For Use With: MPC564EVB - KIT EVAL FOR MPC561/562/563/564
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

External Bus Interface
In this case, the bus interface block implements a reservation flag for the local bus master. The reservation
flag is set by the bus interface when a load with reservation is issued by the local bus master and the
reservation address is located on the remote bus. The flag is reset (negated) when an alternative master on
the remote bus accesses the same location in a write cycle. If the MPC561/MPC563 begins a memory cycle
to the previously reserved address (located in the remote bus) as a result of an stwcx instruction, the
following two cases can occur:
9-44
•
•
If the reservation flag is set, the buses interface acknowledges the cycle in a normal way
If the reservation flag is reset, the bus interface should assert the KR. However, the bus interface
should not perform the remote bus write-access or abort it if the remote bus supports aborted
cycles. In this case the failure of the stwcx instruction is reported to the RCPU.
MPC500 Device
External Bus
Interface
Figure 9-31. Reservation on Multi-level Bus Hierarchy
MPC561/MPC563 Reference Manual, Rev. 1.2
AT[0:3], RSV, R/W, TS
KR
External Bus (Local Bus)
Q
Remote Bus
R
S
A Master in the Remote Bus Write
to the Reserved Location
ADDR[0:29]
Local Master Accesses with
lwarx
to Remove Bus Address
Freescale Semiconductor
Interface
Bus