MPC564MZP66 Freescale Semiconductor, MPC564MZP66 Datasheet - Page 544

• Manufacturer Part Number: MPC564MZP66
• Description: IC MCU 512K FLASH 66MHZ 388-BGA
• Manufacturer: Freescale Semiconductor
• Series: MPC5xxr

Specifications of MPC564MZP66

• Core Processor: PowerPC
• Core Size: 32-Bit
• Speed: 66MHz
• Connectivity: CAN, EBI/EMI, SCI, SPI, UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 56
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 2.5 V ~ 2.7 V
• Data Converters: A/D 32x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 388-BGA
• For Use With: MPC564EVB - KIT EVAL FOR MPC561/562/563/564
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

QADC64E Enhanced Mode Operation
14.2
This section gives an overview of the implementation of the two QADC64E modules on the
MPC561/MPC563. It can also be used for a quick reference while programming the modules.
14.2.1
The analog section includes input signals, an analog multiplexer, and the sample and hold circuits. The
analog conversion is performed by the digital-to-analog converter (DAC) resistor-capacitor array and a
high-gain comparator.
The digital control section contains queue control logic to sequence the conversion process and interrupt
generation logic. Also included are the periodic/interval timer, control and status registers, the conversion
command word (CCW) table RAM, and the result table RAM.
The bus interface unit (BIU) allows the QADC64E to operate with the applications software through the
IMB3 environment.
14-2
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Internal sample and hold
Directly supports up to four external multiplexers (for example, the MC14051)
Up to 41 analog input channels using QADC64 external multiplexing
Programmable input sample time for various source impedances
Minimum conversion time of 7µs (with typical QCLK frequency, 2 MHz)
Two conversion command queues with a total of 64 entries
Sub-queues possible using pause mechanism
Queue complete and pause software interrupts available on both queues
Queue pointers indicate current location for each queue
Automated queue modes initiated by
— External edge trigger
— Periodic/Interval timer, within QADC64E module
— Software command
— External gated trigger (queue 1 only)
Single-scan or continuous-scan of queues
64 result registers in each QADC64E module
Output readable in three formats
— Right-justified unsigned
— Left-justified signed
— Left-justified unsigned
Unused analog channels can be used as digital input/output signals
Modulus prescaler can divide the system clock for the converter by two to 128
Alternate reference input, with control in the conversion command word (CCW)
Key Features and Quick Reference Diagrams
Features of the QADC64E Enhanced Mode Operation
MPC561/MPC563 Reference Manual, Rev. 1.2
Freescale Semiconductor