MPC564MZP66 Freescale Semiconductor, MPC564MZP66 Datasheet - Page 577

no-image

MPC564MZP66

Manufacturer Part Number
MPC564MZP66
Description
IC MCU 512K FLASH 66MHZ 388-BGA
Manufacturer
Freescale Semiconductor
Series
MPC5xxr
Datasheets

Specifications of MPC564MZP66

Core Processor
PowerPC
Core Size
32-Bit
Speed
66MHz
Connectivity
CAN, EBI/EMI, SCI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
56
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 2.7 V
Data Converters
A/D 32x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
388-BGA
For Use With
MPC564EVB - KIT EVAL FOR MPC561/562/563/564
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC564MZP66
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MPC564MZP66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC564MZP66
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MPC564MZP66R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
The left justified, signed format corresponds to a half-scale, offset binary, two’s complement data format.
The data is routed onto the IMB3 according to the selected format. The address used to access the table
determines the data alignment format. All write operations to the result word table are right justified.
The three result data formats are produced by routing the RAM bits onto the data bus. The software
chooses among the three formats by reading the result at the memory address which produces the desired
data alignment.
The result word table is read/write accessible by software. During normal operation, applications software
only needs to read the result table. Write operations to the table may occur during test or debug breakpoint
operation. When locations in the CCW table are not used by an application, software could use the
corresponding locations in the result word table as scratch pad RAM, remembering that only 10 bits are
implemented. The result alignment is only implemented for software read operations. Since write
operations are not the normal use for the result registers, only one write data format is supported, which is
right justified data.
Freescale Semiconductor
1
SRESET
SRESET
SRESET
S = Sign bit.
Field
Addr
Field
Addr
Field
Addr
MSB
MSB
MSB
0
0
S
Some write operations, like bit manipulation, may not operate as expected
because the hardware cannot access a true 16-bit value.
0
1
1
1
1
Figure 14-17. Right Justified, Unsigned Result Format (RJURR)
Figure 14-19. Left Justified, Unsigned Result Register (LJURR)
Figure 14-18. Left Justified, Signed Result Format (LJSRR)
2
0000_00
2
2
3
3
0x30 4B80–4BFF (LJURR_A); 0x30 4F80–4FFF (LJURR_B)
0x30 4A80–4AFF (RJURR_A); 0x30 4E80–4EFF (RJURR_B)
3
0x30 4B00–4B7F (LJSRR_A); 0x30 4F00–4F7F (LJSRR_B)
MPC561/MPC563 Reference Manual, Rev. 1.2
Undefined
RESULT
Undefined
4
4
4
RESULT
5
5
5
6
6
6
NOTE
7
7
7
8
8
8
9
9
9
Undefined
10
10
10
RESULT
11
QADC64E Enhanced Mode Operation
11
11
12
00_0000
12
00_0000
12
13
13
13
14
14
14
LSB
LSB
15
LSB
15
15
14-35

Related parts for MPC564MZP66