MPC564MZP66 Freescale Semiconductor, MPC564MZP66 Datasheet - Page 621

no-image

MPC564MZP66

Manufacturer Part Number
MPC564MZP66
Description
IC MCU 512K FLASH 66MHZ 388-BGA
Manufacturer
Freescale Semiconductor
Series
MPC5xxr
Datasheets

Specifications of MPC564MZP66

Core Processor
PowerPC
Core Size
32-Bit
Speed
66MHz
Connectivity
CAN, EBI/EMI, SCI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
56
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 2.7 V
Data Converters
A/D 32x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
388-BGA
For Use With
MPC564EVB - KIT EVAL FOR MPC561/562/563/564
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC564MZP66
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MPC564MZP66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC564MZP66
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MPC564MZP66R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Standard SCI features are listed below, followed by a list of additional features offered.
Standard SCI two-wire system features:
Standard SCI receiver features:
Standard SCI transmitter features:
QSMCM-additional SCI features:
QSMCM-enhanced SCI features:
15.2.1
The QSMCM module has an identical function to the MPC555. The MUXing of the pins is controlled by
the QPAPCS3 bit in the QSMCM pin assignment register (PQSPAR).
Freescale Semiconductor
Programmable Transfer Delay — from 0.6 µs to 0.3 µs (at 28 MHz)
Programmable Queue Pointer
Continuous Transfer Mode — up to 256 bits
Optional on-chip expanded QSPI chip selects
Standard nonreturn-to-zero (NRZ) mark/space format
Advanced error detection mechanism (detects noise duration up to 1/16 of a bit-time)
Full-duplex operation
Software selectable word length (8- or 9-bit words)
Separate transmitter and receiver enable bits
May be interrupt driven
Four separate interrupt enable bits
Two independent operating SCI modules
Receiver wakeup function (idle or address mark bit)
Idle-line detect
Framing, noise, and overrun error detect
Receive data register full flag
Transmit data register empty flag
Transmit complete flag
Send break
13-bit programmable baud-rate modulus counter
Even/odd parity generation and detection
Two idle-line detect modes
Receiver active flag
16 register receive buffer on one SCI
16 register transmit buffer on one SCI
MPC561/MPC563 QSMCM Details
MPC561/MPC563 Reference Manual, Rev. 1.2
Queued Serial Multi-Channel Module
15-3

Related parts for MPC564MZP66