MPC564MZP66 Freescale Semiconductor, MPC564MZP66 Datasheet - Page 640

• Manufacturer Part Number: MPC564MZP66
• Description: IC MCU 512K FLASH 66MHZ 388-BGA
• Manufacturer: Freescale Semiconductor
• Series: MPC5xxr

Specifications of MPC564MZP66

• Core Processor: PowerPC
• Core Size: 32-Bit
• Speed: 66MHz
• Connectivity: CAN, EBI/EMI, SCI, SPI, UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 56
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 2.5 V ~ 2.7 V
• Data Converters: A/D 32x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 388-BGA
• For Use With: MPC564EVB - KIT EVAL FOR MPC561/562/563/564
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

Queued Serial Multi-Channel Module
15.6.2
The QSPI contains a 160-byte block of dual-ported static RAM that can be accessed by both the QSPI and
the CPU. Because of this dual access capability, up to two wait states may be inserted into CPU access
time if the QSPI is in operation.
The size and type of access of the QSPI RAM by the CPU affects the QSPI access time. The QSPI allows
byte, half-word, and word accesses. Only word accesses of the RAM by the CPU are coherent because
these accesses are an indivisible operation. If the CPU makes a coherent access of the QSPI RAM, the
QSPI cannot access the QSPI RAM until the CPU is finished. However, a word or misaligned word access
is not coherent because the CPU must break its access of the QSPI RAM into two parts, which allows the
QSPI to access the QSPI RAM between the two accesses by the CPU.
The RAM is divided into three segments: receive data RAM, transmit data RAM, and command data
RAM. Receive data is information received from a serial device external to the MCU. Transmit data is
information stored for transmission to an external device. Command data defines transfer parameters.
Figure 15-16
15-22
11:15
Bits
0:7
10
8
9
QSPI RAM
CPTQP
SPCR3
shows RAM organization.
MODF
HALTA
Name
SPIF
See bit descriptions in
QSPI finished flag. SPIF is set after execution of the command at the address in ENDQP in
SPCR2. If wraparound mode is enabled (WREN = 1), the SPIF is set, after completion of the
command defined by ENDQP, each time the QSPI cycles through the queue.
0 QSPI is not finished
1 QSPI is finished
Mode fault flag. The QSPI asserts MODF when the QSPI is in master mode (MSTR = 1) and the
SS input pin is negated by an external driver. Refer to
information.
0 Normal operation
1 Another SPI node requested to become the network SPI master while the QSPI was enabled
Halt acknowledge flag. HALTA is set when the QSPI halts in response to setting the HALT bit in
SPCR3. HALTA is also set when the IMB3 FREEZE signal is asserted, provided the FRZ1 bit in
the QSMCMMCR is set. To prevent undefined operation, no modification should be made to any
QSPI control registers or RAM while the QSPI is halted.
If HMIE in SPCR3 is set the QSPI sends interrupt requests to the CPU when HALTA is asserted.
0 QSPI is not halted.
1 QSPI is halted
Completed queue pointer. CPTQP points to the last command executed. It is updated when the
current command is complete. When the first command in a queue is executing, CPTQP contains
either the reset value 0x0 or a pointer to the last command completed in the previous queue.
If the QSPI is halted, CPTQP may be used to determine which commands have not been
executed. The CPTQP may also be used to determine which locations in the receive data
segment of the QSPI RAM contain valid received data.
in master mode (SS input taken low).
MPC561/MPC563 Reference Manual, Rev. 1.2
Table 15-18. SPSR Bit Descriptions
Table
15-17.
Description
Section 15.6.8, “Mode
Freescale Semiconductor
Fault” for more