MPC564MZP66 Freescale Semiconductor, MPC564MZP66 Datasheet - Page 889

no-image

MPC564MZP66

Manufacturer Part Number
MPC564MZP66
Description
IC MCU 512K FLASH 66MHZ 388-BGA
Manufacturer
Freescale Semiconductor
Series
MPC5xxr
Datasheets

Specifications of MPC564MZP66

Core Processor
PowerPC
Core Size
32-Bit
Speed
66MHz
Connectivity
CAN, EBI/EMI, SCI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
56
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 2.7 V
Data Converters
A/D 32x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
388-BGA
For Use With
MPC564EVB - KIT EVAL FOR MPC561/562/563/564
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC564MZP66
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MPC564MZP66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC564MZP66
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MPC564MZP66R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Freescale Semiconductor
State
S1
S2
S3
S4
Normal Operation:
Normal array reads and register accesses. The
Block protect information can be modified.
Erase Hardware Interlock Write:
Normal read operation still occurs. The UC3F will
accept the erase hardware interlock write. This
write may be to any UC3F array location.
Accesses to the registers are normal register
accesses. A write to UC3FCTL cannot set EHV at
this time. A write to the register is not an erase
hardware interlock write and the UC3F remains in
state S2.
High voltage write enable
Accesses to the registers are normal register
accesses. A write to UC3FCTL can change SES
or EHV.
Erase Operation:
High voltage is applied to the array blocks to erase
the UC3F bit cells, and erase margin reads are
automatically performed by the embedded erase
control logic. During erase the array will not
respond to any address. Accesses to the registers
are allowed. A write to UC3FCTL can change EHV
or HSUS only.
Reset
Table 21-8. Erase Interlock State Descriptions
Mode
T1
MPC561/MPC563 Reference Manual, Rev. 1.2
Figure 21-10. Erase State Diagram
S2
S1
T2
T6
T3
T5
T10
T7
State
Next
S2
S1
S3
S1
S4
S1
S2
S5
S4
S3
T2
T1
T3
T6
T4
T5
T7
T8
T9
T4
Write PE = 1, SES = 1.
Write SES = 0 or a reset.
Hardware Interlock
A successful write to any UC3F array
location is the erase interlock write. If
the write is to a register the erase
hardware interlock write has not been
done and the UC3F remains in state
S2.
Write SES = 0 or a reset.
Write EHV = 1.
Reset.
Write EHV = 0.
Write HSUS = 1 or disable the UC3F
module.
Transition Requirement
T8
S5
CDR3 Flash (UC3F) EEPROM
21-27

Related parts for MPC564MZP66