MPC564MZP66 Freescale Semiconductor, MPC564MZP66 Datasheet - Page 925

• Manufacturer Part Number: MPC564MZP66
• Description: IC MCU 512K FLASH 66MHZ 388-BGA
• Manufacturer: Freescale Semiconductor
• Series: MPC5xxr

Specifications of MPC564MZP66

• Core Processor: PowerPC
• Core Size: 32-Bit
• Speed: 66MHz
• Connectivity: CAN, EBI/EMI, SCI, SPI, UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 56
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 2.5 V ~ 2.7 V
• Data Converters: A/D 32x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 388-BGA
• For Use With: MPC564EVB - KIT EVAL FOR MPC561/562/563/564
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

23.2.1.1
There are cases when the same watchpoint can be detected more than once during the execution of a single
instruction, e.g. a load/store watchpoint is detected on more than one transfer when executing a load/store
multiple/string or a load/store watchpoint is detected on more than one byte when working in byte mode.
In all these cases only one watchpoint of the same type is reported for a single instruction. Similarly, only
one watchpoint of the same type can be counted in the counters for a single instruction.
Because watchpoint events are reported upon the retirement of the instruction that caused the event, and
more than one instruction can retire from the machine in one clock, consequent events may be reported in
the same clock. Moreover the same event, if detected on more than one instruction (e.g., tight loops, range
detection), in some cases will be reported only once. Note that the internal counters count correctly in these
cases.
Do not put a breakpoint on an mtspr instruction that accesses the ICTRL register when ICTRL[IFM] = 1
because this causes unpredictable behavior.
23.2.1.2
The CPU watchpoints and breakpoints support enables detection of matches on bytes and half-words even
when accessed using a load/store instruction of larger data widths, for example when loading a table of
bytes using a series of load word instructions. In order to use this feature, program the byte mask for each
of the L-data comparators and to write the needed match value to the correct half-word of the data
Freescale Semiconductor
•
•
•
•
•
•
•
•
•
•
•
On the fly trap enable programming of the different internal breakpoints using the serial interface
of the development port (refer to
available.
Watchpoints do not change the timing of the machine
Internal breakpoints and watchpoints are detected on the instruction during instruction fetch
Internal breakpoints and watchpoints are detected on the load/store during load/store bus cycles
Both instruction and load/store breakpoints and watchpoints are handled and reported on
retirement. Breakpoints and watchpoints on recovered instructions (as a result of exceptions,
interrupts or miss prediction) are not reported and do not change the timing of the machine.
Instructions with instruction breakpoints are not executed. The machine branches to the breakpoint
exception routine BEFORE it executes the instruction.
Instructions with load/store breakpoints are executed. The machine branches to the breakpoint
exception routine AFTER it executes the instruction. The address of the access is placed in the
BAR (breakpoint address register).
Load/store multiple and string instructions with load/store breakpoints first finish execution (all of
it) and then the machine branches to the breakpoint exception routine.
Load/store data compare is done on the load/store, AFTER swap in store accesses and BEFORE
swap in load accesses (as the data appears on the bus).
Internal breakpoints may operate either in masked mode or in non-masked mode.
Both “go to x” and “continue” working modes are supported for the instruction breakpoints.
Restrictions
Byte and Half-Word Working Modes
MPC561/MPC563 Reference Manual, Rev. 1.2
Section 23.4, “Development
Port”). Software control is also
Development Support
23-11