MPC564MZP66 Freescale Semiconductor, MPC564MZP66 Datasheet - Page 936
MPC564MZP66
Manufacturer Part Number
MPC564MZP66
Description
IC MCU 512K FLASH 66MHZ 388-BGA
Manufacturer
Freescale Semiconductor
Series
MPC5xxr
Specifications of MPC564MZP66
Core Processor
PowerPC
Core Size
32-Bit
Speed
66MHz
Connectivity
CAN, EBI/EMI, SCI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
56
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 2.7 V
Data Converters
A/D 32x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
388-BGA
For Use With
MPC564EVB - KIT EVAL FOR MPC561/562/563/564
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC564MZP66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC564MZP66R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
- Current page: 936 of 1420
- Download datasheet (11Mb)
Development Support
Figure 23-6
23-22
•
•
•
•
•
•
•
•
•
Gives an ability to control the execution of the processor and maintain control on it under all
circumstances. The development port is able to force the CPU to enter to the debug mode even
when external interrupts are disabled.
It is possible to enter debug mode immediately out of reset thus allowing debugging of a ROM-less
system.
It is possible to selectively define, using an enable register, the events that will cause the machine
to enter into the debug mode.
When in debug mode detect the reason upon which the machine entered debug mode by reading a
cause register.
Entering into the debug mode in all regular cases is restartable in the sense that it is possible to
continue to run the regular program from the location where it entered the debug mode.
When in debug mode all instructions are fetched from the development port but load/store accesses
are performed on the real system memory.
Data Register of the development port is accessed using mtspr and mfspr instructions via special
load/store cycles. (This feature together with the last one enables easy memory dump & load).
Upon entering debug mode, the processor gets into the privileged state (MSR[PR] = 0). This
allows execution of any instruction, and access to any storage location.
An OR signal of all exception cause register (ECR) bits (ECR_OR) enables the development port
to detect pending events while already in debug mode. An example is the ability of the
development port to detect a debug mode access to a non existing memory space.
illustrates the debug mode logic implemented in the CPU.
MPC561/MPC563 Reference Manual, Rev. 1.2
Freescale Semiconductor
Related parts for MPC564MZP66
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
MPC5 1K0 5%
Manufacturer:
TE Connectivity
Datasheet:
Part Number:
Description:
MPC5 500R 5%
Manufacturer:
TE Connectivity
Datasheet:
Part Number:
Description:
MPC5 5K0 5%
Manufacturer:
Tyco Electronics
Datasheet:
Part Number:
Description:
MPC5 5R0 5%
Manufacturer:
Tyco Electronics
Datasheet:
Part Number:
Description:
MPC5 50K 5%
Manufacturer:
Tyco Electronics
Datasheet:
Part Number:
Description:
MPC5 1R0 5%
Manufacturer:
Tyco Electronics
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet: