MPC564MZP66 Freescale Semiconductor, MPC564MZP66 Datasheet - Page 946

no-image

MPC564MZP66

Manufacturer Part Number
MPC564MZP66
Description
IC MCU 512K FLASH 66MHZ 388-BGA
Manufacturer
Freescale Semiconductor
Series
MPC5xxr
Datasheets

Specifications of MPC564MZP66

Core Processor
PowerPC
Core Size
32-Bit
Speed
66MHz
Connectivity
CAN, EBI/EMI, SCI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
56
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 2.7 V
Data Converters
A/D 32x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
388-BGA
For Use With
MPC564EVB - KIT EVAL FOR MPC561/562/563/564
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC564MZP66
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MPC564MZP66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC564MZP66
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MPC564MZP66R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Development Support
Note: DSCK and DSDI transitions are not required to be synchronous with CLKOUT.
23-32
DSDO
DSCK
DSDI
CLKOUT
DSDO
DSDI
Debug Port drives “ready” bit onto DSDO when ready for a new transmission.
Debug Port drives “ready” bit onto DSDO when CPU starts a read of DPIR or DPDR.
Figure 23-10. Synchronous Self Clock Serial Communication
READY
Figure 23-9. Asynchronous Clock Serial Communications
READY
START
Development Tool drives the “start” bit on DSDI (after detecting “ready” bit on
DSDO when in debug mode). The “start” bit is immediately followed by
a mode bit and a control bit and then 7 or 32 input data bits.
Development Tool drives the “start” bit on DSDI (after detecting “ready” bit on
DSDO when in debug mode). The “start” bit is immediately followed by
a mode bit and a control bit and then 7 or 32 input data bits.
START
MPC561/MPC563 Reference Manual, Rev. 1.2
MODE
S<0> S<1>
S<0>
MODECNTRLDI<0>
Debug Port detects the “start” bit on DSDI and follows
the “ready” bit with two status bits and 7 or 32 output data bits.
CNTRL
Debug Port detects the “start” bit on DSDI and follows
the “ready” bit with two status bits and 7 or 32 output data bits.
S<1>
DO
<0 >
DO<0>
DI<0>
DI<1>
DO
<1 >
DI<
<N-3>
<N-3>
1
DO
<N-2>
<N-2>
DI
DO
DI
<N-2>
<N-2>
DO
DI
<N-1>
<N-1>
DO
<N-1>
DI
<N-1>
DO
DI
<N>
DO
<N>
<N>
<N>
DO
DI
DI
Freescale Semiconductor

Related parts for MPC564MZP66