MPC564MZP66 Freescale Semiconductor, MPC564MZP66 Datasheet - Page 970

• Manufacturer Part Number: MPC564MZP66
• Description: IC MCU 512K FLASH 66MHZ 388-BGA
• Manufacturer: Freescale Semiconductor
• Series: MPC5xxr

Specifications of MPC564MZP66

• Core Processor: PowerPC
• Core Size: 32-Bit
• Speed: 66MHz
• Connectivity: CAN, EBI/EMI, SCI, SPI, UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 56
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 2.5 V ~ 2.7 V
• Data Converters: A/D 32x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 388-BGA
• For Use With: MPC564EVB - KIT EVAL FOR MPC561/562/563/564
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

READI Module
24.1.1
The functional block diagram of the READI module is shown in
24-2
•
•
•
•
•
•
•
•
Run-time access to on-chip memory map and MPC500 special purpose registers (SPRs) via the
READI read/write access protocol. This feature supports accesses for runtime internal visibility,
calibration constant acquisition and tuning, and external rapid prototyping for powertrain
automotive development systems.
Watchpoint messaging via the auxiliary port
Nine or 16 full-duplex auxiliary signal interface for medium and high visibility throughput
— One of two modes selected during reset: full port mode (FPM) and reduced port mode (RPM).
— Auxiliary output port
— Auxiliary input port
All features configurable and controllable via the auxiliary port
Security features for production environment
Support of existing RCPU development access protocol via the auxiliary port
READI module can be reset independent of system reset
Parametrics:
— Two bits are downloaded per clock in full port mode. For example, with input clock running at
— One bit is downloaded per clock in reduced port mode. For example, with input clock running
— Eight bits are uploaded per clock in full port mode. For example, with system clock running at
— Two bits are uploaded per clock in reduced port mode. For example, with system clock running
– FPM comprises 16 signals and RPM comprises nine signals
– One MCKO (message clock out) signal
– Two or eight MDO (message data out) signals
– One MSEO (message start/end out) signal
– One MCKI (message clock in) signal
– One or two MDI (message data in) signals
– One MSEI (message start/end in) signal
– One EVTI (event in) signal
– One RSTI (reset in) signal
28 MHz, this translates to a download rate of 56 Mbits/s.
at 28 MHz, this translates to a download rate of 28 Mbits/s.
56 MHz, this translates to a upload rate of 448 Mbits/s.
at 56 MHz, this translates to a upload rate of 112 Mbits/s.
Functional Block Diagram
MPC561/MPC563 Reference Manual, Rev. 1.2
Figure
24-1.
Freescale Semiconductor