C8051F021 Silicon Laboratories Inc, C8051F021 Datasheet - Page 195

no-image

C8051F021

Manufacturer Part Number
C8051F021
Description
IC 8051 MCU 64K FLASH 64TQFP
Manufacturer
Silicon Laboratories Inc
Series
C8051F02xr
Datasheets

Specifications of C8051F021

Core Processor
8051
Core Size
8-Bit
Speed
25MHz
Connectivity
EBI/EMI, SMBus (2-Wire/I²C), SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number Of I /o
32
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
4.25K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 8x8b, 8x12b; D/A 2x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-TQFP, 64-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
C8051F021
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Part Number:
C8051F021
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
C8051F021-GQ
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Part Number:
C8051F021-GQR
Manufacturer:
SiliconL
Quantity:
2 000
Part Number:
C8051F021-GQR
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Part Number:
C8051F021-GQR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
C8051F021-GQR
0
Part Number:
C8051F021R
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Mode
Status
Code
0x08
0x10
0x18
0x20
0x28
0x30
0x38
0x40
0x48
0x50
0x58
START condition transmitted.
Repeated START condition transmitted.
Slave Address + W transmitted. ACK
received.
Slave Address + W transmitted. NACK
received.
Data byte transmitted. ACK received.
Data byte transmitted. NACK received.
Arbitration Lost.
Slave Address + R transmitted. ACK received.
Slave Address + R transmitted. NACK
received.
Data byte received. ACK transmitted.
Data byte received. NACK transmitted.
Table 18.1. SMB0STA Status Codes and States
SMBus State
Rev. 1.4
Load SMB0DAT with Slave Address +
R/W. Clear STA.
Load SMB0DAT with Slave Address +
R/W. Clear STA.
Load SMB0DAT with data to be transmit-
ted.
Acknowledge poll to retry. Set STO +
STA.
1) Load SMB0DAT with next byte, OR
2) Set STO, OR
3) Clear STO then set STA for repeated
START.
1) Retry transfer OR
2) Set STO.
Save current data.
If only receiving one byte, clear AA (send
NACK after received byte). Wait for
received data.
Acknowledge poll to retry. Set STO +
STA.
Read SMB0DAT. Wait for next byte. If
next byte is last byte, clear AA.
Set STO.
C8051F020/1/2/3
Typical Action
195

Related parts for C8051F021