C8051F320 Silicon Laboratories Inc, C8051F320 Datasheet - Page 216
C8051F320
Manufacturer Part Number
C8051F320
Description
IC 8051 MCU 16K FLASH 32LQFP
Manufacturer
Silicon Laboratories Inc
Series
C8051F32xr
Datasheet
1.C8051F320R.pdf
(256 pages)
Specifications of C8051F320
Core Processor
8051
Core Size
8-Bit
Speed
25MHz
Connectivity
SMBus (2-Wire/I²C), SPI, UART/USART, USB
Peripherals
Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number Of I /o
25
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Ram Size
2.25K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 17x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
32-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
C8051F320
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Part Number:
C8051F320
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Company:
Part Number:
C8051F320-GQ
Manufacturer:
SiliconL
Quantity:
18 793
Company:
Part Number:
C8051F320-GQ
Manufacturer:
SILICON
Quantity:
1
Company:
Part Number:
C8051F320-GQ
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Company:
Part Number:
C8051F320-GQR
Manufacturer:
SiliconL
Quantity:
1 000
Company:
Part Number:
C8051F320-GQR
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Part Number:
C8051F320-GQR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Company:
Part Number:
C8051F320DK
Manufacturer:
SiliconL
Quantity:
4
Company:
Part Number:
C8051F320R
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
C8051F320/1
216
MASTER MODE TIMING
T
T
T
T
SLAVE MODE TIMING
T
T
T
T
T
T
T
T
T
T
†
PARAMETER
T
MCKH
MCKL
MIS
MIH
SE
SD
SEZ
SDZ
CKH
CKL
SIS
SIH
SOH
SLH
SYSCLK
is equal to one period of the device system clock (SYSCLK).
SCK High Time
SCK Low Time
MISO Valid to SCK Shift Edge
SCK Shift Edge to MISO Change
NSS Falling to First SCK Edge
Last SCK Edge to NSS Rising
NSS Falling to MISO Valid
NSS Rising to MISO High-Z
SCK High Time
SCK Low Time
MOSI Valid to SCK Sample Edge
SCK Sample Edge to MOSI Change
SCK Shift Edge to MISO Change
Last SCK Edge to MISO Change (CKPHA = 1 ONLY)
†
(See Figure 18.14 and Figure 18.15)
†
(See Figure 18.12 and Figure 18.13)
Table 18.1. SPI Slave Timing Parameters
DESCRIPTION
Rev. 1.1
1*T
1*T
1*T
2*T
2*T
5*T
5*T
2*T
2*T
6*T
SYSCLK
MIN
SYSCLK
SYSCLK
SYSCLK
SYSCLK
SYSCLK
SYSCLK
SYSCLK
SYSCLK
SYSCLK
0
+ 20
4*T
4*T
4*T
8*T
MAX
SYSCLK
SYSCLK
SYSCLK
SYSCLK
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns